10

Device Series and Parallel Operation, Protection, and Interference

This chapter considers various areas of power device application that are often overlooked, or at best, underestimated. Such areas include parallel and series device utilisation, over-current and overvoltage protection, radio frequency interference (rfi) noise, filtering, and interactive noise effects.

10.1 Parallel and series connection and operation of power semiconductor devices

The power-handling capabilities of power semiconductor devices are generally limited by device area utilisation, encapsulation, and cooling efficiency. Many high-power applications exist where a single device is inadequate and, in order to increase power capability, devices are paralleled to increase current capability or series-connected to increase voltage ratings. Extensive series connection of devices is utilised in HVDC transmission thyristor and IGBT modules while extensive paralleling of IGBTs is common in inverter applications. Devices are also series connected in multilevel converters.
When devices are connected in series for high-voltage operation, both steady-state and transient voltages must be shared equally by each individual series device. If power devices are connected in parallel to obtain higher current capability, the current sharing during both switching and conduction is achieved either by matching appropriate device electrical and thermal characteristics or by using external forced sharing techniques.

10.1.1 Series semiconductor device operation

Owing to variations in blocking currents, junction capacitances, delay times, on-state voltage drops, and reverse recovery of individual power devices, external voltage equalisation networks and special gate circuits are required if devices are to be reliably connected and operated in series (or parallel).

10.1.1i - Steady-state voltage sharing

Figure 10.1 shows the forward off-state voltage-current characteristics of two power switching devices, such as SCRs or IGBTs. Both series devices conduct the same off-state leakage current but, as shown, each supports a different voltage. The total voltage blocked is $V_1 + V_2$ which can be significantly less than the sum of the individual voltage capabilities. Forced voltage sharing can be achieved by connecting a resistor of suitable resistance in parallel with each series device as shown in figure 10.2.

These equal value sharing resistors will consume power and it is therefore desirable to use as large resistance as possible. For worst case analysis consider n cells in series, where all the cells pass the maximum leakage current except cell D_1 which has the lowest leakage. Cell D_1 will support a larger blocking voltage than the remaining n - 1 which share voltage equally.
Let V_D be the maximum blocking voltage for any cell which in the worst case analysis is supported by D_1. If the range of maximum rated leakage or blocking currents is from $\hat{I}_b$ to $\check{I}_b$ then the maximum imbalance occurs when member D_1 has a leakage current of $\check{I}_b$ whilst all the remainder conduct $\hat{I}_b$.



Figure 10.1. *Collector (transistor) or anode (thyristor) forward blocking I-V characteristics showing voltage sharing imbalance for two devices in series.*



Figure 10.2. *Series IGBT string with resistive shunting for sustaining voltage equalisation in the off-state.*

From figure 10.2, Kirchhoff's current law at node 'a', gives

$$\Delta I = \hat{I}_b - \check{I}_b \quad \text{(A)} \tag{10.1}$$

$$= I_1 - I_2 \quad \text{(A)} \tag{10.2}$$

where $I_1 > I_2$. The voltage across cell D_1 is

$$V_D = I_1 R \quad \text{(V)} \tag{10.3}$$

By symmetry and Kirchhoff's voltage law, the total string voltage to be supported, V_s, is given by

$$V_s = (n - 1)\, I_2 R + V_D \quad \text{(V)} \tag{10.4}$$

Eliminating ΔI, I_1, and I_2 from equations (10.1) to (10.4) yields

$$\hat{R} \le \frac{nV_D - V_s}{(n-1)\left(\hat{I}_b - \check{I}_b\right)} \quad \text{(ohms)} \tag{10.5}$$

for $n \ge 2$.
Generally only the maximum leakage current at rated voltage and maximum junction temperature is specified. By assuming $\check{I}_b = 0$, a conservative value of the maximum allowable resistance is obtained, namely

$$\hat{R} \le \frac{nV_D - V_s}{(n-1)\,\hat{I}_b} = \frac{n(1-k_s)V_D}{(n-1)\,\hat{I}_b} \quad \text{(ohms)} \tag{10.6}$$

The extent to which nV_D is greater than V_s, is termed the *voltage sharing factor*, namely

$$k_s = V_s / nV_D \leq 1 \qquad (10.7)$$

As the number of devices is minimized the sharing factor approaches one, but equation (10.5) shows that undesirably the resistance for sharing decreases, hence losses increase.
The power dissipation of the resistor experiencing the highest voltage is given by

$$\hat{P}_d = V_D^2 / \hat{R} \quad \text{(W)} \qquad (10.8)$$

If resistors of ± l00a per cent resistance tolerance are used, the worst case occurs when cell D_1 has a parallel resistance at the upper tolerance while all the other devices have parallel resistance at the lower limit. After using $V_D = (1+a)I_1R$ and $V_s = (n-1)\times(1-a)I_2R + V_D$ for equations (10.3) and (10.4), the maximum resistance is given by

$$\hat{R} \leq \frac{n(1 - a)V_D - (1 + a)V_s}{(n - 1)(1 - a^2)\hat{I}_b} \quad \text{(ohms)} \qquad (10.9)$$

for $n \geq 2$.

The maximum loss in a resistor is

$$\hat{P}_D = V_D^2 / \hat{R}(1 - a) \qquad (10.10)$$

If the dc supply toleration is incorporated, then V_s in equations (10.6) and (10.9) is replaced by $(1+b)\times V_s$ where $+100b$ is the supply percentage upper tolerance. This leads to a decreased resistance requirement, hence increased resistor power losses.

$$\hat{R} \leq \frac{n(1-a)V_D - (1+a)(1+b)V_s}{(n - 1)(1 - a^2)\hat{I}_b} \quad \text{(ohms)} \qquad (10.11)$$

The effects and importance of just a few per cent resistance or supply voltage tolerance on the maximum value for the sharing resistors and their power losses, are illustrated by example 10.1.

Example 10.1: ***Series device connection – static voltage balancing***

Ten, 200 V reverse-blocking, ultra fast 35 ns reverse recovery diodes are to be employed in series in a 1500 V dc peak, string voltage application. If the maximum device reverse leakage current is 10 mA (at maximum junction temperature) calculate the voltage sharing factor, and for worst-case conditions, the maximum value of sharing resistance and power dissipation.

i. If 10 per cent tolerance resistors are employed, what is the maximum sharing resistance and its associated power rating?
ii. If a further allowance for supply voltage tolerance of ±5% is incorporated, what is the maximum sharing resistance and its associated power rating?

Solution

When n = 10, V_D = 200 V dc, V_s = 1500 V dc, and $\hat{I}_b$ = 10mA, the voltage sharing factor is $k_s = 1500\text{V}/10\times200\text{V} = 0.75$. Equation (10.6) yields the maximum allowable sharing resistance

$$\hat{R} \leq \frac{nV_D - V_s}{(n-1)\hat{I}_b} = \frac{10\times200\text{V} - 1500\text{V}}{(10 - 1)\times10\text{mA}} = 5.55\text{k}\Omega$$

The nearest (lower) preferred value, 4.7kΩ, would be used.

Maximum resistor power losses occur when the diodes are continuously blocking. The maximum individual supporting voltage appears across the diode which conducts the least leakage current. Under worst case conditions this diode therefore supports voltage V_D, hence maximum power loss $\hat{P}_D$ is

$$\hat{P}_D = V_D^2 / \hat{R}$$
$$= 200\text{V}^2/4700\Omega = 8.5\text{ W}$$

Since the worse device, (in terms of sharing has lowest leakage current), is randomly located in the string, each 4.7kΩ resistor must be capable of dissipating 8.5W.

The maximum 1500V dc supply leakage current is 42.5mA (10mA+1500V/10×4.7kΩ) giving 63.8W total losses (1500V×42.5mA), of which 15W (10mA×1500V) is lost in the diodes.

i. If 10% resistance tolerance is incorporated, equation (10.9) is employed with ***a* = +**0.1, that is

$$\hat{R} \leq \frac{n(1 - a)V_D - (1 + a)V_s}{(n - 1)(1 - a^2)\hat{I}_b}$$
$$\hat{R} \leq \frac{10\times(10 - 0.1)\times200\text{V} - (1 + 0.1)\times1500\text{V}}{(10 - 1)\times(1 - 0.1^2)\times10\text{mA}}$$
$$= 2.13\text{ k}\Omega$$

The nearest (lower) preferred value is 1.8kΩ, which is much lower resistance (higher losses) than if closely matched resistors were to be used.
Worst case resistor power dissipation is

$$\hat{P}_D = V_D^2 / \hat{R}(1 - a)$$
$$= 200\text{V}^2/1800\Omega\times(1 - 0.1)$$
$$= 27.7\text{ W}$$

The maximum total module losses are 165W (1500V×103mA) arising from 103mA (10mA + 1500V/1.8kΩ×(1- 0.1)) of leakage current.

ii. If the device with the lowest leakage is associated with the worst case resistance (upper tolerance band limit), and simultaneously the supply is at its upper tolerance limit, then worst case resistance is given by equation (10.11), that is

$$\hat{R} \leq \frac{n(1-a)V_D - (1+a)(1+b)V_s}{(n - 1)(1 - a^2)\hat{I}_b}$$
$$= \frac{10\times(1 - 0.1)\times200\text{V} - (1 + 0.1)\times(1 + 0.05)\times1500\text{V}}{(10 - 1)\times(1 - 0.1^2)\times10\text{mA}} = 758\Omega$$

Each resistor (preferred value 680Ω) needs to be rated in excess of

$$200\text{V}^2/680\Omega\times(1 - 0.1) = 68.6\text{ W}$$

♣

When resistance tolerances are considered, sharing resistors of lower value must be used and the wider the tolerance, the lower will be the resistance and the higher the power losses. A number of solutions exist for reducing power losses and economic considerations dictate the acceptable trade-off level. Matched semiconductor devices would allow a minimum number of string devices (voltage sharing factor $k_s \rightarrow 1$) or, for a given string device number, a maximum value of sharing resistance (lowest losses). But matching is complicated by the fact that semiconductor leakage current varies significantly with temperature. Alternatively, by increasing the string device number (decreasing the sharing factor k_s) the sharing resistance is increased, thereby decreasing losses. By increasing the string device number from 10 (k_s = ¾) to 11 (k_s = 0.68) in example 10.1, the sharing resistance requirement increases from 4.7kΩ to 6.8kΩ and resistor losses are reduced from a total of 50.8 W to 31 W. Another method of minimising sharing resistance losses is to minimise resistance tolerances. A tolerance reduction from 10 per cent to 5 per cent in example 10.1 increases the sharing resistance requirements from 1.8kΩ to 3.9kΩ, while total power losses are reduced from 140 W to 64 W. These worst case losses assume a near 100% off-state duty cycle.

10.1.1ii - Transient voltage sharing

During steady-state or at very low frequencies, sharing resistors as shown in figure 10.2 are sufficient to prevent individual device overvoltage. Mismatching of turn-on delay times of thyristors and transistors can be minimised by supplying high enough turn-on drive with fast rise times. A higher initial *di/dt* is then allowable.
Before a conducting string of diodes or thyristors can reverse-block, reverse recovery charge must flow. Those elements with least recovery charge requirements recover first and support the reverse bias. The un-recovered devices recover slowly, since recovery now occurs as a result of the low leakage current though the recovered devices, and natural recombination.
The transient reverse-blocking voltage can be shared more equally by placing capacitors across each string element as shown in figure 10.3. The capacitor action is to provide a transient current path bypassing a recovered device to allow a slower device to recover and to support volts. In the case of thyristors, low value resistance is connected in series with each capacitor to avoid high capacitor discharge through the thyristors at turn-on. Figure 10.4 shows the *I-V* characteristics of two unmatched thyristors or diodes during reverse recovery.



Figure 10.3. *A series diode string with shunting capacitance for transient reverse blocking voltage sharing.*



Figure 10.4. *Reverse recovery current and voltage for two mismatched series connected diodes.*

The worst case assumptions for the analysis of figure 10.3 are that element D_1 has minimum stored charge $\check{Q}$ while all other devices have the maximum requirement, $\hat{Q}$. The charge difference is

$$\Delta Q = \hat{Q} - \check{Q} \qquad \text{(C)} \qquad (10.12)$$

The total string dc voltage V_s, comprises the voltage across the fast-recovery device V_D plus the sum of each of the voltages across the slow n - 1 devices, V_{slow}. That is

$$V_s = V_D + (n - 1)V_{slow} \qquad \text{(V)} \qquad (10.13)$$

The voltage across each slow device is given by

$$V_{slow} = \frac{1}{n}\left(V_s - \Delta\hat{V}\right) \qquad \text{(V)} \qquad (10.14)$$

where $\Delta\hat{V} = \Delta\hat{Q}/C$.

Eliminating V_{slow} from equations (10.13) and (10.14) yields

$$\check{C} \geq \frac{(n-1)\Delta Q}{nV_D - V_s} = \frac{(n-1)\Delta Q}{n(1-k_s)V_D} \qquad \text{(F)} \qquad (10.15)$$

This equation shows that as the number of devices is minimized, the sharing factor, k_s, which is in the denominator of equation (10.15), tends to one and the capacitance requirement undesirably increases. Manufacturers do not specify the minimum reverse recovery charge but specify the maximum reverse recovery charge for a given initial forward current, reverse recovery *di/dt,* and temperature. For worst case design, assume $\check{Q}$ = 0, thus

$$\check{C} \geq \frac{(n-1)\hat{Q}}{nV_D - V_s} = \frac{(n-1)\hat{Q}}{n(1-k_s)V_D} \qquad \text{(F)} \qquad (10.16)$$

Voltage sharing circuit design is complicated if the effects of reverse steady-state leakage current in ac thyristor blocking are taken into account.

Supply and sharing capacitance tolerances significantly affect the minimum capacitance requirement. Worst case assumptions for capacitance tolerances involve the case when the fastest recovering diode is in parallel with capacitance at its lower tolerance limit while all the other sharing capacitances are at their upper tolerance limit. Assuming the minimum reverse recovery charge is zero, then the minimum sharing capacitance requirement is

$$\check{C} \geq \frac{(n-1)\hat{Q}}{(1-a)(nV_D - V_s)} = \frac{(n-1)\hat{Q}}{n(1-a)(1-k_s)V_D} \qquad \text{(F)} \qquad (10.17)$$

where -100*a* is the capacitor negative percentage tolerance and $n \geq 2$. Voltage sharing resistors help minimise capacitor static voltage variation due to capacitance variations.

If the supply tolerance is incorporated, then V_s in equations (10.16) and (10.17) are replaced by $(1+b)\times V_s$ where +100*b* is the supply percentage upper tolerance. This leads to an increased capacitance requirement, hence increased energy losses, $\frac{1}{2}C\check{V}_D^2$.

$$\check{C} \geq \frac{(n-1)\hat{Q}}{(1-a)\left(nV_D - (1+b)V_s\right)} \qquad \text{(F)} \qquad (10.18)$$

Example 10.2: ***Series device connection – dynamic voltage balancing***

The string of ten, 200 V diodes in worked example 10.1 is to incorporate capacitive reverse recovery transient sharing. Using the data in chapter 5, figure 5.9, specify a suitable sharing capacitance based on zero capacitance and supply tolerances (*a* = *b* = 0), then ± 10 per cent capacitance tolerances (*a* = 0.1, *b* = 0), ± 5 per cent supply tolerance (*a* = 0, *b* = 0.05), then both tolerances (*a* = 0.1, *b* = 0.05). Estimate in each case the capacitor energy loss at capacitor discharge.

Solution

Figure 5.9 shows that worst case reverse recovery conditions occur at maximum junction temperature, *di/dt*, and I_F, and a value of $\hat{Q}$ = 6μC is appropriate.

The minimum possible sharing capacitance occurs when the capacitance and dc rail voltage are tightly specified. From equation (10.16)

$$\check{C} \geq \frac{(n-1)\hat{Q}}{nV_D - V_s} = \frac{(10\text{-}1)\times 6\mu C}{10\times 200V - 1500V} = 108nF \text{ @ } 200Vdc$$

The sharing capacitance requirement with 10% tolerance capacitors, is given by equation (10.17)

$$\check{C} \geq \frac{(n-1)\hat{Q}}{(1-a)(nV_D - V_s)} = \frac{(10 - 1)\times 6\mu C}{(1 - 0.1)\times(10\times 200V\text{-}1500V)} = 0.12\mu F \text{ @ } 200Vdc$$

A further increase in capacitance requirement results if the upper tolerance dc rail voltage is used. From equation (10.18)

$$\check{C} \geq \frac{(n-1)\hat{Q}}{(1-a)\left(nV_D - (1+b)V_s\right)}$$

$$= \frac{(10 - 1)\times 6\mu C}{(1 - 0.1)\times(10\times 200V - (1+0.05)\times 1500V)} = 0.14\mu F \text{ @ } 200Vdc$$

In each tolerance case the next larger preferred capacitance value should be used, namely, 120nF, 120nF, and 150nF respectively, all rated at 200V dc.

The total series capacitance, using the upper tolerance limit is

$$C_T = \frac{(1+a)\check{C}}{n}$$

The stored energy with a 1500V dc rail in the 10 series connect 120nF capacitors, and subsequently loss when the string voltages reduces to zero at diode forward bias, is therefore

$$W_T = \tfrac{1}{2}C_T\hat{V}_s^2 = \tfrac{1}{2}\frac{(1+a)\check{C}}{n}V_s^2(1+b)^2$$

$$= \tfrac{1}{2}\frac{(1 + 0.1)\times 120nF}{10}\times 1500V^2\times(1 + 0.05)^2 = 16.4mJ$$

The energy stored in the 10 series connect 150nF capacitors, and subsequently loss when the string voltage reduces to zero at diode forward bias, is

$$W_T = \tfrac{1}{2}\times\frac{(1 + 0.1)\times 150nF}{10}\times 1500V^2\times(1 + 0.05)^2 = 20.5mJ$$

♣

When capacitive sharing is used with switching devices, at turn-on the transient sharing capacitor discharges into the switching device. The discharge current magnitude is controlled by the turn-on voltage fall characteristics. If a linear voltage fall at turn-on is assumed, then the transient sharing capacitor maximum discharge current i_{dis} is a constant current pulse for the fall duration, of magnitude

$$i_{dis} = C\frac{\Delta V_D}{\Delta t} = C\frac{V_D}{t_{tv}} \quad \text{(A)} \qquad (10.19)$$

The discharge current can be of the order of hundreds of amperes, incurring initial *di/dt* values beyond the capabilities of the switching device. In example 10.2 the discharge current for a switch rather than a diode is approximately 150nF×200V/1µs =30A, assuming a 1µs voltage fall time. This 30A may not be insignificant compared to the switches current rating. But, advantageously, the sharing capacitors do act as turn-off snubbers, reducing switch turn-off stressing.
In the case of the thyristor, the addition of a low-valued, low inductance, resistor in series with each transient capacitor can control the capacitor discharge current, yet not significantly affect the transient sharing properties. The resultant *R-C* discharge current can provide thyristor latching current while still offering transient recovery sharing, *dv/dt,* and voltage spike suppression. Thyristor snubber operation and design are considered in chapter 8.1.2.

Figure 10.5 shows the complete steady-state and transient-sharing networks used for diodes, thyristors, and transistors. Transient voltage sharing for transistors involves the use of the conventional *R-D-C* snubber shown in figure 10.5c and considered in chapter 8. The series inductor used with thyristor and transistor strings provides transient turn-on voltage protection. The inductor supports the main voltage while each individual element switches on. Such an inductive turn-on snubber is mandatory for the GCT and the GTO thyristor. No one device is voltage-stressed as a consequence of having a longer turn-on delay time, although gate overdrive at turn-on minimises delay variations.



Figure 10.5. *Transient and steady-state voltage sharing circuits for series connected: (a) diodes; (b) thyristors; and (c) igbt transistors.*

10.1.2 Parallel semiconductor device operation

It is common practice to parallel power devices in order to achieve higher current ratings or lower conducting voltages than are attainable with a single device. Although devices in parallel complicate layout and interconnections, better cooling distribution is obtained. Also, built-in redundancy can give improved equipment reliability. A cost saving may arise with extensive parallel connection of smaller, cheaper, high production volume devices.

The main design consideration for parallel device operation is that all devices share both the steady-state and transient currents. Any bipolar device carrying a disproportionately high current will heat up and conduct more current, eventually leading to thermal runaway as considered in section 4.1.
The problem of current sharing is less severe with diodes because diode characteristics are more uniform (because of their simpler structure and manufacturing) than those of thyristors and transistors.

Two basic sharing solutions exist

- matched devices
- external forced current sharing.

10.1.2i - Matched devices

Figure 10.6 shows the static *I-V* on-state characteristics of two SCR's. If these two devices are connected in parallel, for the same on-state voltage, the resultant current flow is $I_1 + I_2$ where I_1 and I_2 can be very different in value. The total current rating of the pair is not the sum of the maximum current rating for each but rather a value which can be just larger than the rating of one device alone. The percentage parallel derating *pd* for *n* parallel connected devices is defined as

$$pd = \left(1 - \frac{I_T}{nI_m}\right)\times 100 \quad = \left(1 - k_p\right)\times 100 \quad \text{per cent} \qquad (10.20)$$

where I_T = total current through the parallel arrangement
I_m = maximum allowable single device current rating
n = number of parallel devices
k_p = current parallel sharing factor = $I_T/nI_m \le 1$

Parallel connection of IGBT die within a module is made possible by using die from the same wafer/batch. On-state voltage matching for single large area wafers is expensive and complicated by the high temperature dependence of both static and dynamic electrical device characteristics.
Derating does not account for effects such as layout and electrical and thermal impedance imbalance. The amount of derating is traded off against the extra cost involved in selecting devices with closer (matched) static characteristics.



Figure 10.6. *Forward conduction characteristics of two unmatched devices.*

10.1.2ii - External forced current sharing

Forced current sharing is applicable to both steady-state and transient conditions. For a current derating of less than 5 per cent it is usually cheaper to use forced sharing techniques rather than matched devices.
Figure 10.6 shows the maximum variation of *I-V* characteristics in devices of the same type. When parallel connected the maximum current is restricted to I_m+I_2, (= 100A+70A = 170A at 1.6V). The maximum current rating for each device is I_m, (100A); hence with suitable forced sharing a combination in excess of $I_m + I_2$ (170A) should be possible. The resistive network in figure 10.7 is used for forced current sharing and in example 10.3 it is required that I_m, 100A, flows through D_1 and (1-2×*pd*)×$I_m > I_2$, (90A) flows through D_2, for a *pd* (5%) overall derating.

From Kirchhoff's voltage law in figure 10.7

$$V_1 + V_3 = V_2 + V_4$$
$$V_{D_1} + I_m R = V_{D_2} + \left(I_T - I_m\right)R \qquad (10.21)$$

From equation (10.20), rearranged for two devices, *n* = 2

$$I_T = 2\times(1 - pd)I_m = 2k_p I_m$$

Substituting for I_T in equation (10.21) gives

$$R = \frac{V_{D_2} - V_{D_1}}{2\ pd\ I_m} \quad \text{(ohms)} \qquad (10.22)$$



Figure 10.7. *Forced current sharing network for parallel connected devices.*

For *n* devices connected in parallel, equation (10.21) becomes

$$V_{D_1} + I_m R = V_{D_2} + \frac{(I_T - I_m)}{n-1} R \qquad (10.23)$$

which after substituting for I_T from equation (10.20), for maximum device voltage variation, gives

$$R = \frac{\hat{V}_D - \check{V}_D}{I_m} \frac{(n-1)}{n \times pd} \quad \text{(ohms)} \qquad (10.24)$$

Although steady-state sharing is effective, sharing resistor losses can be high. The total resistor losses in general terms for *n* parallel connected devices and a conduction duty cycle δ, are given by

$$P_t = \delta \left\{ 1 + \left(1 - \frac{n}{n-1} \times pd \right)^2 \right\} I_m^2 R \quad \text{(W)} \qquad (10.25)$$

Since the devices are random in characteristics, each resistor must have a power rating of $I_m^2 R$.

Example 10.3: ***Resistive parallel current sharing – static current balancing***

For the two diodes shown in figure 10.6, with $\hat{I} = 100\text{A}$, what derating results when they are parallel connected, without any external sharing circuits?
The maximum current rating for each device is I_m, 100A; hence with suitable forced sharing a 190A combination should be possible. Using the network in figure 10.7 for current sharing, it is required that 100A flows through D_1 and 90A through D_2. Specify the per cent overall derating, the necessary sharing resistors, their worst case losses and diode average, rms, and ac currents at a 50% duty cycle and worst case.

Solution

The derating for the parallel situation depicted in figure 10.6, without external sharing, is

$$pd = \left(1 - \frac{170\text{A}}{2 \times 100\text{A}} \right) \times 100 = 15 \text{ per cent} \qquad \left(k_p = \frac{100\text{A} + 70\text{A}}{2 \times 100\text{A}} = 0.85 \right)$$

With forced resistive sharing, the objective derating is reduced from 15% to

$$pd = \left(1 - \frac{190\text{A}}{2 \times 100\text{A}} \right) \times 100 = 5 \text{ per cent} \qquad \left(k_p = \frac{100\text{A} + 90\text{A}}{2 \times 100\text{A}} = 0.95 \right)$$

From figure 10.6

$$1.6\text{V} + 100\text{A} \times \text{R} = 1.7\text{V} + 90\text{A} \times \text{R}$$

that is

$$R = 10 \text{ milliohm}$$

Equation (10.22), being based on the same procedure, gives the same result. The cell voltage drop is increased to $1.6\text{V} + 100\text{A} \times 0.01\Omega = 1.7\text{V} + 90\text{A} \times 0.01\Omega = 2.6\text{V}$.

Thus, for an on-state duty cycle δ, the total losses are $\delta \times 2.6\text{V} \times 190\text{A} = \delta \times 494\text{W}$.

For $\delta = ½$

$$\bar{I}_{D1} = \delta \times I_{D1} = ½ \times 100\text{A} = 50\text{A} \qquad \bar{I}_{D2} = \delta \times I_{D2} = ½ \times 90\text{A} = 45\text{A}$$

$$I_{D1rms} = \sqrt{\delta} \times I_{D1} = \sqrt{½} \times 100\text{A} = 70.7\text{A} \qquad \bar{I}_{D2rms} = \sqrt{\delta} \times I_{D2} = \sqrt{½} \times 90\text{A} = 63.6\text{A}$$

$$I_{D1ac} = \sqrt{I_{D1rms}^2 - \bar{I}_{D1}^2} = \sqrt{70.7^2 - 50^2} = 50\text{A} \qquad I_{D2ac} = \sqrt{I_{D2rms}^2 - \bar{I}_{D2}^2} = \sqrt{63.6^2 - 45^2} = 45\text{A}$$

$$P_{R1} = I_{D1rms}^2 R_1 = 70.7^2 \times 0.01\text{m}\Omega = 50\text{W} \qquad P_{R2} = I_{D2rms}^2 R_2 = 63.6^2 \times 0.01\text{m}\Omega = 40.5\text{W}$$

$$P_{D1} = \bar{I}_{D1} V_{D1} = 50\text{A} \times 1.6\text{V} = 80\text{W} \qquad P_{R2} = \bar{I}_{D2} V_{D2} = 45\text{A} \times 1.7\text{V} = 76.5\text{W}$$

$$P_{total} = P_R + P_D = (50\text{W} + 40.5\text{W}) + (80\text{W} + 76.5\text{W}) = 90.5\text{W} + 156.5\text{W} = 247\text{W}$$

For worst case losses, $\delta \to 1$

$$\bar{I}_{D1} = \delta \times I_{D1} = 1 \times 100\text{A} = 100\text{A} \qquad \bar{I}_{D2} = \delta \times I_{D2} = 1 \times 90\text{A} = 90\text{A}$$

$$I_{D1rms} = \sqrt{\delta} \times I_{D1} = \sqrt{1} \times 100\text{A} = 100\text{A} \qquad \bar{I}_{D2rms} = \sqrt{\delta} \times I_{D2} = \sqrt{1} \times 90\text{A} = 90\text{A}$$

$$I_{D1ac} = \sqrt{I_{D1rms}^2 - \bar{I}_{D1}^2} = \sqrt{100^2 - 100^2} = 0\text{A} \qquad I_{D2ac} = \sqrt{I_{D2rms}^2 - \bar{I}_{D2}^2} = \sqrt{90^2 - 90^2} = 0\text{A}$$

$$P_{R1} = I_{D1rms}^2 R_1 = 100^2 \times 0.01\text{m}\Omega = 100\text{W} \qquad P_{R2} = I_{D2rms}^2 R_2 = 90^2 \times 0.01\text{m}\Omega = 81\text{W}$$

$$P_{D1} = \bar{I}_{D1} V_{D1} = 100\text{A} \times 1.6\text{V} = 160\text{W} \qquad P_{R2} = \bar{I}_{D2} V_{D2} = 90\text{A} \times 1.7\text{V} = 153\text{W}$$

$$P_{total} = P_R + P_D = (100\text{W} + 81\text{W}) + (160\text{W} + 153\text{W}) = 181\text{W} + 313\text{W} = 494\text{W}$$

The general form in equation (10.25) gives the same total resistor losses for each conduction duty cycle case, namely for $\delta = ½$: 50W+40.5W = 90.5W and for $\delta \to 1$: 100W+81W = 181W.

♣

A more efficient method of current sharing is to use coupled reactors as shown in figure 10.8. In these feedback arrangements, in figure 10.8a, if the current in D_1 tends to increase above that through D_2, the voltage across L_1 increases to oppose current flow through D_1. Simultaneously a negative voltage is induced across L_2 thereby increasing the voltage across D_2 thus increasing its current. This technique is most effective in ac circuits where the core is more readily designed to reset, avoiding saturation.



Figure 10.8. *External forced current sharing networks using cross-coupled reactors: (a) for two devices; and (b) and (c) for many devices.*

Equalising reactor arrangements are possible for any number of devices in parallel, as shown in figures 10.8b and c, but size and cost become limiting constraints. The technique is applicable to steady-state and transient sharing. At high current densities, the forward *I-V* characteristics of diodes and thyristors (and some IGBTs) have a positive temperature dependence which provides feedback aiding sharing.
The mean current in the device with the highest current, therefore lowest voltage, of *n* parallel connected devices in figure 10.8c (with one coupled circuit in series with each device), is given by

$$\bar{I}_F = \frac{I_F}{n} + \Delta I_F = \frac{I_F}{n} + \frac{n-1}{n} \times \frac{\tau^2}{2TL_M} \Delta V_F = \frac{I_F}{n} + \frac{n-1}{n} \times \frac{\delta^2}{2f_s L_M} \Delta V_F \qquad (10.26)$$

where ΔV_F is the maximum on-state voltage drop difference
L_M is the self-inductance (magnetising inductance) of the coupled inductor
T is the cycle period, $1/f_s$, and
τ is the conduction period ($\tau < T$)

(a) current sharing analysis for two devices:– $r_o = 0$
Consider two thyristors (n = 2) connected in parallel as show in figure 10.9. The coupled circuit magnetising current is modelled with the magnetising inductor L_M. The transformer turns ratio is 1:1, hence the winding voltages and currents are equal, taking into account the relative winding flux orientation shown by the dots. Commutation inductance overlap is ignored.
From Kirchhoff's voltage law

$$v_{T1} + v_1 = v_{T2} - v_1 \qquad (10.27)$$

That is

$$v_1 = ½ \times (v_{T1} - v_{T2}) = ½ \times \Delta v \qquad (10.28)$$

From Kirchhoff's current law

$$I_M = i_1 - i_2 \qquad (10.29)$$

From Faraday's equation

$$v_1 = L_M \frac{dI_M}{dt} \qquad (10.30)$$

which after integrating both sides gives

$$I_M = \frac{1}{L_M} \int_0^{\tau} v_1 dt = ½ \frac{1}{L_M} \Delta V_F \tau \qquad (10.31)$$

As a condition it is assumed that the voltage difference Δv does not decrease as the operating point moves along the *I-V* characteristics. That is, both devices are modelled by $v = v_o + i \times r_o$, where the linear resistance r_o, is zero, each have different zero current voltages that is different v_o, $\Delta v_o = \Delta V_F$. Actually D_1 moves further up the *I-V* characteristic with time as it conducts more current while D_2 moves towards the origin, as shown in figure 10.9b.



Figure 10.9. *External forced current sharing network using cross-coupled reactors: (a) circuit (including magnetising inductance L_M) for two devices and (b) I-V operating points.*

(b) current sharing analysis for two devices:– $r_o \neq 0$
If static resistance is included in the device model for current sharing analysis, then equation (10.30), assuming both devices have the equal resistance, becomes

$$\Delta v_o = L_M \frac{dI_M}{dt} + 2I_M r_o \qquad (10.32)$$

The solution to this differential equation gives the magnetizing current as

$$I_M = \frac{\Delta v_o}{2r_o} \left[1 - e^{-t \frac{2r_o}{L_M}} \right] \qquad (10.33)$$

The maximum magnetizing current increases from zero and reaches a maximum at the end of the current conduction period τ. Re-arranging equation (10.33) gives the magnetizing inductance as

$$L_M = \frac{2r_o \tau}{\ell n \left(\frac{\Delta v_o}{\Delta v_o - I_M 2r_o} \right)} \qquad (10.34)$$

(c) current sharing analysis for *n* devices:– $r_o = 0$
When more than two devices are parallel connected, sharing can be enforced with the multiple transformer technique shown in figure 10.8c, where the ***n*** transformer secondary windings are series connected. Each transformer has a turns ratio of $\eta = N_p{:}N_s$, and the magnetising inductance is assumed to be on the primary side of each transformer.
The semiconductor devices are assumed to have a constant on-state voltage v_o. The total current is I_T, and zero commutation inductance is assumed.

Using Kirchhoff's voltage law on the primary side:
Since the secondary voltages sum to zero

$$v_{s1} + v_{s2} + v_{s3} + \ldots + v_{sn} = 0 \qquad (10.35)$$

then the transformer primary voltages also sum to zero

$$v_{p1} + v_{p2} + v_{p3} + \ldots + v_{pn} = \frac{N_s}{N_p} \left(v_{s1} + v_{s2} + v_{s3} + \ldots + v_{sn} \right) = 0 \qquad (10.36)$$

Since the legs are parallel connected

$$V_{T1} + v_{p1} = V_{T2} + v_{p2} = \ldots\ldots = V_{Tn} + v_{pn} \qquad (10.37)$$

For worst case analysis, let one device (n = 1) operate at minimum on-state voltage, $\check{V}_T$, while the other n - 1 devices have a maximum on-state voltage $\hat{V}_T$, therefore potentially conduct less current than the device operating at minimum voltage.

$$\check{V}_T + v_{p1} = \hat{V}_T + v_p = \ldots\ldots = \hat{V}_T + v_p \qquad (10.38)$$

These equations yield the following primary voltages

$$v_{p1} = \frac{n-1}{n} \left(\hat{V}_T - \check{V}_T \right) \quad \text{and} \quad v_{p2} = v_{p3} \ldots = v_{pn} = -\frac{1}{n} \left(\hat{V}_T - \check{V}_T \right) \qquad (10.39)$$

Using Kirchhoff's current law on the primary side:

$$I_T = I_{T1} + I_{T2} + \ldots + I_{TN} \qquad (10.40)$$

But a thyristor current, which is the transformer primary current, can be expressed in terms of the transformer secondary current plus the parallel magnetising current on the primary side. That is

$$I_{Ti} = i_{pi} + i_{Mi} = \frac{N_s}{N_p} i_s + i_{Mi} = \frac{1}{\eta} i_s + i_{Mi} \qquad (10.41)$$

where, because the secondary windings are series connected, the secondary current is the same for each transformer. The transformer magnetising current i_{Mi} is the same for transformers i = 2 to n, i_M. Thus the total current

$$I_T = \sum_{i=1}^{n} I_{Ti} = \sum_{i=1}^{n} \left(\frac{1}{\eta} i_s + i_{Mi} \right)$$
$$I_T = n \frac{1}{\eta} i_s + i_{M1} + (n-1) i_M \qquad (10.42)$$

Using Kirchhoff's voltage law on the secondary side:
Since the transformers are identical, each has the same value of magnetising inductance (self-inductance) L_M. Because the secondary windings are series connected the sum of the secondary voltages, hence sum of primary voltages, are zero.

$$\begin{aligned} & v_{p1} + v_{p2} + v_{p3} + \ldots + v_{pn} = 0 \\ & = L_M \frac{d\,i_{M1}}{dt} + L_M \frac{d\,i_{M2}}{dt} + \ldots\ldots + L_M \frac{d\,i_{Mn}}{dt} = 0 \\ & = L_M \left(\frac{d\,i_{M1}}{dt} + (n-1)\frac{d\,i_M}{dt} \right) = 0 \\ & = L_M \frac{d}{dt}\left[i_{M1} + (n-1)\,i_M \right] = 0 \end{aligned} \qquad (10.43)$$

The component inside the square bracket must be a constant.

$$i_{M1} + (n-1)\,i_M = \mathrm{c} \qquad (10.44)$$

Substituting the constant c into equation (10.42) gives the secondary current as

$$i_s = \eta \frac{1}{n}(I_T - \mathrm{c}) \qquad (10.45)$$

In conjunction with Faraday's equation, the magnetising current is a linear function of time, starting from zero. Applying these conditions to the worst case device, T1, then as the magnetising current in transformer Tr1 increases and the associated thyristor current I_{T1} increases, from equation (10.44), the opposing magnetising current in the other transformers reduces the associated device principal current. At the maximum on-time, the current in device T1 should not exceed its permitted rated limit, I_m.

$$\Delta i_{M1}(t) = \frac{1}{L_M} \times v_{p1} t \qquad (10.46)$$

From equation (10.39), when $t = \tau$, the maximum magnetising current, in terms of the device voltage extremes, is

$$\Delta i_{M1}(t = \tau) = \Delta \hat{i}_{M1} = \frac{1}{L_M} \times \frac{n-1}{n} \left(\hat{V}_T - \check{V}_T \right) \times \tau \qquad (10.47)$$

Re-arranging gives the necessary minimum transformer self-inductance with respect to the primary side.

$$L_M = \frac{1}{\Delta \hat{i}_{M1}} \times \frac{n-1}{n} \left(\hat{V}_T - \check{V}_T \right) \times \tau = \frac{1}{\Delta \hat{i}_{M1}} \times \frac{n-1}{n} \times \Delta V_F \times \tau \qquad (10.48)$$

The maximum magnetising current $\Delta \hat{i}_{M1}$ can be expressed in terms of devices current rating I_m and device percentage derating, *pd*, or device utilisation, $k_p = 1 - pd$.
If the device current rating is I_m, then n devices in parallel can theoretically conduct $n \times I_m$. When derated by *pd* to k_p, the total current is $k_p \times n I_m$ where each device initially conducts $k_p \times I_m$. The current in the worst case device increases from $k_p I_m$ to I_m ($\Delta \hat{i}_{M1} = (1 - k_p) I_m = pd \times I_m$) in the maximum period the device conducts, τ.

$$\hat{I}_T = k_p I_m + \Delta \hat{i}_M = k_p I_m + (1 - k_p) I_m = I_m \qquad (10.49)$$



Figure 10.10. *External forced current sharing network using series connected secondary windings.*

The current in each of the remaining n-1 devices decreases from $k_p I_m$ by (1-k_p) I_m/n-1 to

$$\check{I}_T = k_p I_m - I_m \frac{1 - k_p}{n-1} = I_m \left(\frac{n k_p - 1}{n-1} \right) \qquad (10.50)$$

such that the necessary total current is maintained:

$$\hat{I}_T + (n-1)\check{I}_T = I_m + (n-1) I_m \left(\frac{n k_p - 1}{n-1} \right) = n k_p I_m$$

These various current components are shown in figure 10.10.
By assuming a current quadratic dependence on time, equations similar to equations (10.26) can be obtained.

Example 10.4: ***Transformer current sharing – static and dynamic current balancing***

Two thyristors with the same forward conduction characteristics as the diodes in figure 10.6 are parallel connected using the coupled circuit arrangement in figure 10.8a.
The maximum current rating for each device is I_m, 100A; hence with suitable forced sharing a 190A combination should be possible. Using the network in figure 10.9a for current sharing, it is required that no more than rated current flow through the lower conducting voltage device, D_1. Specify the per cent overall derating and the necessary sharing transformer properties assuming a half-wave, 180º conduction, phase-controlled, 50Hz, highly inductive load application.
What are the transformer core reset requirements?
Estimate inductance requirements if the thyristors have a static on-state resistance of 1mΩ.

Solution

As in example 10.3, the derating for the parallel situation depicted in figure 10.6, without external sharing, is

$$pd = \left(1 - \frac{170\mathrm{A}}{2 \times 100\mathrm{A}} \right) \times 100 = 15 \text{ per cent} \quad (k_p = 0.85)$$

With forced transformer sharing, the objective derating is reduced from 15% to

$$pd = \left(1 - \frac{190\mathrm{A}}{2 \times 100\mathrm{A}} \right) \times 100 = 5 \text{ per cent} \quad (k_p = 0.95)$$

When the two thyristors are turned on, the magnetizing current is assumed zero and transformer action will force each device to conduct 95A, giving 190A in total. From figure 10.6, the voltage difference between the thyristors, ΔV_F is about 0.1V, thus the transformer winding voltages will be 0.05V each, with polarities as shown in figure 10.9a. In time the magnetizing current increases and the current in T1 increases above 95A due to the increasing magnetizing current, while the current in T2 decreases below 95A, such that the total load current is maintained at 190A.

The worst case conduction period in this ac application, giving maximum magnetising current, is for 180º conduction, that is, 10ms. Thus it is required that T1 current rises to 100A and T2 current falls to 90A at τ =10ms, that is, the magnetising current is 100A - 90A = 10A.
Substitution into equation (10.31) gives

$$L_M = ½ \frac{1}{I_M} \int_0^{10\mathrm{ms}} \Delta v\, dt = ½ \times \frac{1}{10\mathrm{A}} \times 0.1\mathrm{V} \times 10\mathrm{ms} = 50\mu\mathrm{H}$$

where it is assuming that the voltage differential ΔV_F between the two devices is constant during the conduction period. In fact figure 10.9b shows that the voltage difference decreases, so assuming a constant value gives an under-estimate of requirements.

The core volt-µs during conduction is 0.05V×10ms = 500 V-µs. That is, during core reset the reverse voltage time integral must be at least 500 V-µs to ensure the core flux is reset, (magnetising current reduced to zero).
Using equation (10.34), with r_o = 1mΩ, gives

$$L_M = \frac{2 r_o \tau}{\ell \mathrm{n}\left(\frac{\Delta V_o}{\Delta V_o - I_M 2 r_o} \right)} = \frac{2 \times 1\mathrm{m\Omega} \times 10\mathrm{ms}}{\ell \mathrm{n}\left(\frac{0.1\mathrm{V}}{0.1\mathrm{V} - 10\mathrm{A} \times 2 \times 1\mathrm{m\Omega}} \right)} = 90\mu\mathrm{H}$$

The inductance, 50µH, given by equation (10.31) when neglecting model resistance, under-estimates requirements.

♣

10.2 Protection Overview - over-voltage and over-current

All electrical systems are vulnerable to interference and damage from lightning or other short duration electrical surges or long duration supply system swells. As systems become more electronically complex, they also become more vulnerable to external and internally generated interference. A fault can be caused by a device failure or noise which results in undesired device turn-on. This will cause semiconductor device and equipment failure unless protective measures are utilised.

Protection against fault current effects usually involves fuses which clear in time to protect endangered devices, or voltage transient absorption devices which absorb spike energy and clamp the equipment voltage to a safe level. The crowbar fault protection technique can be employed to divert the fault from sensitive components to the crowbar which is a robust circuit. The crowbar clamps the sensitive circuit to zero volts and initiates an isolation breaker or fuse action.

An electrical surge is a temporary increase in voltage, current or both. The size, waveform, and form of the transient surge which can occur within a system are many and varied.

i. Lightning - Although direct strike lightning current can potentially generate transients in the millions of volts and tens of thousands of amps, electronic equipment is rarely exposed to surges of this magnitude. The greatest exposure in power electronics systems is through interconnection and transmission lines. Domestic ac lines can only carry voltages up to 5kV and currents of the order of 1kA. Therefore, for the vast majority of instances where the chance of a lightning strike directly to the equipment is low, 5kV and 1kA is the limit of the direct strike or inductively generated surges. Exposed equipment, such as wind turbines, although suitable earthed, can experience significantly higher electrical surge stresses.

ii. Power Induction - Although power induction voltages can be high in voltage and current, they are often limited in duration. These voltages are caused by faults on the power system which couple into the system (usually inductively as a consequence of the surge causing a large fault current). In power transmission systems, these faults are quickly terminated by circuit breaker and re-closer equipment. This can occur in as short as a couple of cycles of power frequency voltage and rarely takes longer than a second. These transients are typically modelled as a 600Vrms waveform lasting up to a second.

iii. Power Cross - Alternatively, power cross voltages are low voltage events but the exposure can occur for long durations. They are often caused by maintenance error or cabling faults and can result in moderate currents flowing for a long period of time, for example, in domestic applications, 25A for 15 minutes. They are predominately at mains power supply voltage levels (100 to 220Vrms).

iv. Earth Potential Rise (EPR) - EPR can be categorized into two forms:

1. as a result of power system faults and
2. lightning discharges.

In normal industry, where fault currents from the power system are limited in magnitude by fuses and circuit breakers, power system EPR is not usually a considerable risk. EPR only becomes a significant risk when power earthing systems are significantly below standard or where high power transmission systems are used such as at power generation and distribution facilities, within the high power industry, and in the vicinity of electrical traction systems (electric rail). Lightning EPR can only result from a direct strike to the building housing the equipment or in its immediate vicinity. Such events are uncommon, unless the installation is particularly vulnerable due to location or extreme height (for example, wind turbine and cellular phone base-station antennae). The equipment exposure as a result of EPR can be high, and at high earth resistance locations, may become a significant portion of the lightning current.

Surge protection is the process of protecting electronic systems or equipment from voltages and currents which are outside their safe operating limits. These surge voltages and currents can be generated by short circuits, lightning or faults from a power system and usually enter the electronic system along inter-equipment wiring. The surges may be galvanically coupled into the system as in the case of a direct lightning strike, through an inadvertent connection of the power system to the wiring, or as a result of an earth potential rise. They may be capacitively coupled into the system which may occur when a data system is used in the vicinity of a high voltage power line. They may be inductively coupled into the system as may occur if the wiring is run in parallel with large currents running in a power circuit feeding a high power motor. Such events can result in a wide variety of potential consequences.

Electrical surge protection performs several key functions:

- it must prevent or minimize damage caused by a surge;
- it must ensure the system returns to a working condition with minimal disruption to service.
- under normal conditions the protection must not interfere with any signals or control circuitry, creating challenges for power electronics technologies.
- the protection must operate and fail in a safe predictable manner during overstress.

10.2.1 Ideal secondary level protection

Power electronic equipment is generally within a system that has primary protection, associated with the ac grid protection, for example. The installed equipment therefore may only require secondary protection. Secondary protection prevents the let-through energy of the primary protector (the energy of the surge which gets past the primary protector) from damaging the load.
The peak open circuit voltage of the let-through energy past the primary protector is smaller than the initial external surge. Therefore, a secondary protector can effectively block (series) and or divert (shunt) the reduced surge energy.
The requirements for this ideal blocking device are:

i. As the device needs to block the let-through energy of the primary protector, it can be a series component (in series with the transmission line), located just after the primary protector. As a series component, the device will react to the current through the device rather than, as with a shunt protector, voltage across the interface.

ii. A series device should have a predictable, stable and low trigger current (current at which the device changes between its conductive and non-conductive state) to provide effective protection for sensitive downstream equipment. A shunt device should operate (clamp or fold-back) at a level just above the maximum working voltage (but below device failure level).

iii. It should be fast acting (less than 10ns) to protect equipment from surges which rise at 5kV/µs - as with direct lightning strikes or lightning EPR;

iv. As a series device it should have low impedance (resistive, capacitive and inductive) so that it does not effect normal circuit operation, while for the same reasons, a shunt device should have a high standby impedance;

v. In the blocking mode, a series protector should have high impedance so that it does not dissipate significant energy during long duration surges, while for the same reasons, a shunt device should have a low clamping impedance;

vi. It should reset after the surge to reinstate the system and continue to allow normal system operation;

vii. Reset to normal after an incident, returning the equipment to pre-event operation;

viii. Debatably, after excessive stress, a shunt device should fail-safe open circuit, while a series device should failure short-circuit, so as to enable continued unprotected operation, but system protection is afforded.

In addition, for practical and economic reasons it should be small in size, light in weight, and low in cost.

Electrical protection devices fall into two key categories: overvoltage (usually shunt connected) and over-current (usually series connected). Over-voltage devices divert or shunt surge current produced by an over-voltage (such as lightning), as shown in Figure 10.11, while most over-current devices increase in resistance (possibly becoming open-circuit) to limit the surge current flowing from longer duration surge currents (50/60 Hz power fault), as shown in the parts of figures 10.12.
There are two types of voltage limiting protectors: switching devices (gas discharge tube GDT and thyristor) that crowbar (voltage fold-back) the line, and voltage clamping devices (metal oxide varistor MOV and transient voltage suppressor TVS). The waveforms of figure 10.11 highlight that switching devices result in lower stress levels than clamping devices (shaded area) for protected equipment during their operation. Functionally, all voltage protectors reset after the surge, while current protectors may or may not reset, depending on their operating mechanisms. For example, PTC thermistors are resettable; fuses are non-resettable.



Figure 10.11. *Two shunt voltage control mechanisms, namely voltage clamping and voltage fold-back by switching action, with source and load voltages shown.*

10.2.2 Overvoltage protection devices

Gas Discharge Tubes (GDT) create a quasi short circuit across the line when the internal gas is ionized by an overvoltage, returning to a high impedance state after the surge has ceased. These robust devices have the highest impulse current capability of any technology, and combined with negligible capacitance, make them attractive for the protection of high-speed digital and ac switching converter applications.

Thyristor-based devices initially clamp the line voltage, and then switch to a low voltage on-state. After the surge, when the current drops below the holding current, the protector recovers and returns to its original high impedance blocking state.

Transient Voltage Suppressor (TVS) or Zener diodes operate by rapidly moving from a high impedance to a non-linear resistance characteristic that clamps surge voltages. TVS diodes provide a fast-acting and controlled clamping voltage, however they have high capacitance and low energy capability which restricts the maximum surge current.

Electrostatic discharge (ESD) devices clamping protectors consists of multilayer varistors (MLV) designed to protect equipment against ESD conditions. They have low leakage currents that make the devices transparent under normal operation. ESD transients cause the device to clamp the voltage by reducing its effective resistance and it resets to a high impedance state after the disturbance. Diode arrays for ESD protection combine thin film on silicon wafer fabrication technology and chip scale packaging. Such devices are used in portable electronics applications where a particular electrical response characteristic is specified for a minimum volume.



Figure 10.12. *Three current limiting mechanisms: (a) current flow interruption, (b) current reduction, and (c) current diversion.*

10.2.3 Over-current protection devices

Polymer Positive Temperature Coefficient (PPTC) Thermistor resettable fuses are used in circuit current protection applications. Under high-current fault conditions, its resistance increases by many orders of magnitude and remains in a tripped state, continuing to provide continuous circuit protection until the fault is removed. Then after the power is cycled, the device returns to its normal low-resistance, low-loss state.

Traditional fuses are constructed from a metal element encapsulated in a ceramic housing. The fuse element heats up at the rate related to I^2R. When the metal element temperature exceeds its melting point, it vaporizes and opens the circuit. The low resistance and losses of fuses are attractive for ac applications.

Line Protection Modules (LPM) are based on a basic form of current protection; the Line Feed Resistor (LFR), normally fabricated as a thick-film resistor on a ceramic substrate. LPMs can withstand high-voltage impulses without breaking down. AC current interruption results when the high temperature developed by the resistor produces mechanical expansion stresses that cause the ceramic to break

open. This capability is exploited in modules incorporating both over-current and over-voltage devices on one ceramic substrate. The incorporation of silicon die and discrete components gives modules with high performance and specific functionality.

A concise overview of generally available over-voltage and over-current protection devices is presented in Table 10.1. The following sections will consider each technology in detail.

Table 10.1: Overview of over-current and over-voltage protection devices and technologies

Device	action	connection	speed	accuracy	current rating
Over-voltage					
GDT	voltage switching	shunt	fair	fair	very high
Thyristor	voltage switching	shunt	fair	good	high
MOV	voltage clamping	shunt	fair	poor	high
TVS	voltage clamping	shunt	fast	good	low
Over-current					
Polymer PTC thermistor	resettable	series	fair	good	low
Ceramic PTC thermistor	resettable	series	slow	good	low
Fuse	non-resettable	series	very slow	fair	medium/high
Heat coil	non-resettable	shunt or series	very slow	poor	low
Thermal switch, LFR	non-resettable	series	very slow	poor	high

10.3 Over-current Protection

Current limiting devices provide a slow response, and are primarily aimed at protection from surges lasting hundreds of milliseconds or more, including power induction or contact with AC power. By combining a fixed resistor in series with a resettable protector, an optimum balance of nominal resistance and operating time is obtained. The inherent resistance of certain over-current protectors can also be useful in coordination and discrimination between primary and secondary overvoltage protection.

Positive Temperature Coefficient (PTC) Thermistors

Heat generated by current flowing in a PTC thermistor causes a step function increase in resistance towards an open circuit, gradually returning close to its original value once the current drops below a threshold value. The resistance stability after surges over time is a key aspect for preserving line balance. PTCs are commonly referred to as resettable fuses, and since low-level current faults are common, automatically resettable protection can be particularly important.

Fuses

A fuse heats up during surges, and once the temperature of the metallic element exceeds its melting point, the normal low resistance creates an open circuit. The low resistance of fuses is attractive for power applications, but their operation is relatively imprecise and time-dependant. Once operated, they do not reset. Fuses also require additional resistance for primary coordination.

Since overvoltage protection usually consists of establishing a low impedance path across the equipment input, overvoltage protection itself will cause high currents to flow. Although relatively slow acting, fuses play a safety role in removing longer-term faults that would damage protection circuitry, thus reducing the size and cost of other protection elements. It is important to consider the I-t performance of the selected fuse, since even multiples of the rated current may not cause a fuse to rupture except after a significant delay. Coordination of this fuse behaviour with the I-t performance of other protection is critical to ensuring that there is no combination of current-level and duration for which the protection is ineffective. By including structures intended to rupture under excess current conditions or separate components, it is also possible to produce hybrid fusible resistors.

Heat Coils

Heat coils are thermally activated mechanical devices connected in series with the line being protected, which divert current to ground. A series coil operates a parallel shunt contact, typically by melting a solder joint that is restraining a spring-loaded contact. When a current generates enough heat to melt

the joint, the spring mechanically forces two contacts together, short-circuiting the line. Heat coils are ideal to protect against 'sneak currents' that are too small to activate other methods. Their high inductance makes them unsuitable for digital lines. It is also possible to construct current interrupting heat coils which open the circuit as a result of over-current.

Line Feed Resistors

A Line Feed Resistor (LFR) is the most fundamental form of current protection, normally fabricated as a thick-film device on a ceramic substrate. With the ability to withstand high voltage impulses without breaking down, AC current interruption occurs when the high temperature developed by the resistor causes mechanical expansion stresses that result in the ceramic breaking open.

Low current power induction may not break open the LFR, creating long-term surface temperatures of more than 300°C. To avoid heat damage to the adjacent components, the maximum surface temperature can be limited to about 250°C by incorporating a series thermal fuse link on the LFR. The link consists of a solder alloy that melts when high temperatures occur for 10 seconds or more periods.

Along with the high precision needed for balanced lines, LFRs have significant flexibility to integrate additional resistors, multiple devices, or even different protection technology within a single component. One possible limitation is the need to dimension the LFR to handle the resistive dissipation under surge conditions. Along with combining multiple non-inductive thick-film resistors on a single substrate to achieve matching to <1%, a resistor can be combined with other devices to optimize their interaction with the overall protection design. For example, a simple resistor is not ideal for protecting a wire, but combining a low value resistor with another over-current protector provides closer protection and less dissipation than either device can offer alone. Both functions can be integrated onto a single thick-film component using fusible elements, PTC thermistors, or thermal fuses. Similarly, more complex hybrids are available, adding surface mount components such as thyristor protectors, to produce coordinated sub-systems.

Thermal Switches

These switches are thermally activated, non-resetting mechanical devices mounted on a voltage-limiting device (normally a GDT). There are three common activation technologies: melting plastic insulator, melting solder pellet or a disconnect device.

Melting occurs as a result of the temperature rise of the voltage-limiting device's thermal overload condition when exposed to a continuous current flow. When the switch operates, it shorts out the voltage-limiting device, typically to ground, conducting the surge current previously flowing through the voltage limiting device.

- A plastic-melting based switch consists of a spring with a plastic insulator that separates the spring contact from the metallic conductors of the voltage limiting device. When the plastic melts, the spring contacts both conductors and shorts out the voltage limiting device.
- A solder-pellet-melting based switch consists of a spring mechanism that separates the line conductor from the ground conductor by a solder pellet. In the event of a thermal overload condition, the solder pellet melts and allows the spring contacts to short the line and ground terminals of the voltage-limiting device.
- A 'snap action' switch typically uses a spring assembly that is held in the open position by a soldered standoff and will short out the voltage-limiting device when its switching temperature is reached. When the soldered connection melts, the switch is released and shorts out the line and ground terminals of the voltage limited device.

10.3.1 Protection with fuses

It is not economical to design a circuit where fault overloads are catered for by using devices and components which will withstand worst-case faults. A fuse link is normally used for circuit fault current protection. A fuse link is a current sensitive device designed to serve as the intentional weak link in the electrical circuit. Its function is to provide protection of discrete components, or of complete circuits, by reliably melting under current overload conditions. A fuse link protecting a semi-conductor is required to carry normal and overload currents but to open the circuit under fault conditions before the semiconductor is damaged. The resultant circuit induced fuse arcing voltage must not cause damage to the circuit. Other fuse links or circuit breakers should be unaffected when the defective cell is disconnected. This non-interaction property is termed *discrimination.*

The typical fuse consists of an element that is surrounded by a filler and enclosed by the fuse body. The element is welded or soldered to the fuse contacts (blades or ferrules). The fuse element is one or more parallel conductors of pure silver rolled into thin bands, 0.04 to 0.25 mm thick. Each silver band has a number of traverse rows of punched holes (or notches) as shown in figure 10.13. The area between the holes determines the pre-arcing I^2t integral of the fuse and, along with thermal aspects, is related to the fuse current rating. The number of rows of holes determines the fuse voltage rating. When fusing occurs the current is shared between the holes (the necks), while the arcing voltage is supported between the series of rows of holes. The arcing characteristics are enhanced by packing the silver element in a filler, such as sand or glassed sand. The sand and silver element are contained in a ceramic body and the

element is welded or soldered to the fuse contacts (blades or ferrules). These end connector plates are copper flashed and tinned. The element is a calibrated conductor where its configuration, mass, and the materials employed are selected to achieve the desired electrical and thermal characteristics. During normal operation, the I^2R heat generated by the element is absorbed by the sand and transferred through the fuse body to the surrounding air. When an overload current occurs, the element generates heat at a faster rate than the heat can be transferred to the sand. If the overload persists, the element reaches its melting point, melts and then open circuits with an arc. The filler aids fuse performance by absorbing arc energy when the fuse clears an overload or short circuit.

Increasing the applied current will heat the element faster and cause the fuse to open sooner. Thus fuses have an inverse time current characteristic, that is, the greater the over-current the less time required for the fuse to open the circuit. This characteristic is desirable because it parallels the characteristics of conductors, motors, transformers, and other electrical apparatus.



Figure 10.13. *The current fuse link:*
(a) a 50 A 660 V ac fuse link and (b) a silver fuse link element.

The action of a typical fuse link is shown in figure 10.14. Owing to the rms *prospective fault current* I_a the fuse melts at point A, time t_m. Depending on the fuse design and the circuit, the current may continue to rise further to point B, termed the *peak let-through current* I_p. Beyond this point the impedance of the arcing fuse forces the fault current down to zero at the point C. Thus *fuse-clearing* or *total interrupting time* t_c consists of a *melting time* t_m and an *arcing time* t_a.

A series *L*-*R* circuit can be used to model the prospective fault. The current characteristic is given by

$$i_{sc}(\omega t) = \sqrt{2}\, I_a \left\{ \sin(\omega t - \psi - \phi) - \sin(\psi - \phi)\, e^{-\omega t / \tan\phi} \right\} \qquad (10.51)$$

where ψ is the angle of the short circuit, after the zero voltage cross-over. $\tan\phi = \omega L / R$. The maximum peak fault current therefore occurs when the short appears at zero voltage cross-over, $\psi = 0$.

Differentiation of equation (10.51) gives the current *di/dt*, and the maximum initial *di/dt* is

$$\left.\widehat{di}/dt\right|_{t=o} = \sqrt{2}\, I_a \times \sin\psi / \sin\phi \qquad (10.52)$$

This equation shows that the maximum initial *di/dt* occurs for a short circuit occurring at the peak of the ac supply, $\psi = \frac{1}{2}\pi$, and is independent of the circuit *R*-*L*, that is independent of ϕ.

The load fault energy, for a fuse link resistance *R*, is

$$W_{tot} = \int_0^{t_c} i_{sc}^2 R\, dt \qquad \text{(J)}$$

If the load current, shown in figure 10.13a, during fuse action is assumed to be triangular, then the clearing integral of the fuse is

$$W_c = \tfrac{1}{3} I_p^2 t_c R \qquad \text{(J)} \qquad (10.53)$$

If the resistance *R* is assumed constant (because of its low resistivity temperature co-efficient), the value of I^2t ($\frac{1}{3} I_p^2 t_c$) is proportional to the energy fed to the protected circuit. The I^2t term is called the *total let-through energy* or the *virtual clearing integral* of the fuse. The energy which melts the fuse is proportional to $\frac{1}{3} I_p^2 t_m$ and is termed the *pre-arcing* or *melting* I^2t.



Figure 10.14. *Parameters of a fuse link operating:*
(a) current waveforms; (b) supply voltage; and (c) fuse arcing voltage.

10.3.1i - Pre-arcing I^2t

Before a fuse melts, the fuse is affected only by the current flowing. The pre-arcing or melting I^2t characteristics of fuse links are therefore only a function of prospective fault current and are independent of voltage. For melting times longer than 5 to 10 ms, the time-current characteristics are usually used for design. Typical time-current characteristics for four different current rated fuses are shown in figure 10.15. For times less than a millisecond, the melting I^2t reduces to a minimum and the pre-arcing I^2t characteristics shown in figure 10.16 are most useful.

The peak let-through current I_p, is a function of prospective fault current I_a for a given supply voltage. Typical current cut-off characteristics are shown in figure 10.17.

10.3.1ii - Total I^2t let-through

For fuse operating times of less than about 10 milliseconds the arcing I^2t can be considerably larger than the pre-arcing I^2t and it varies considerably with system voltage, fault level, power factor, and the point on the wave when the fault is initiated. The higher the voltage the more onerous is the duty of the fuse link because of the increase in energy absorbed by the fuse link during the arcing process. Under short-circuit conditions this leads to an increase in I^2t let-through with voltage. The I^2t let-through will decrease with increased supply frequency whereas the cut-off current will increase.

The peak arc voltage after melting is usually specified for a given fuse link type and is a function of supply voltage, as indicated by the typical arcing voltage characteristics in figure 10.18. The faster the fault is cleared, the higher the arc voltage V_p. Typical total I^2t let-through values for total operating times of less than 10 ms, at a given voltage, are shown in figure 10.19. Derating factors for temperature, frequency, and power factor are shown in figure 10.20.



Figure 10.15. *Fuse-link time-current characteristics for 4 fuses and symmetrical sinusoidal 50Hz currents.*



Figure 10.16. *Pre-arcing I^2t characteristics of four fuse links.*

10.3.1iii - Fuse link and semiconductor I^2t co-ordination

Difficulties arise in matching fuses with semiconductors because each has very different thermal and electrical properties.

Semiconductor manufacturers publish (mainly for diodes and thyristors) I^2t withstand values for their devices for times less than 10 ms. To ensure fuse link protection the total I^2t let-through by the fuse link under appropriate circuit conditions should be less than the I^2t withstand ability of the semiconductor.

Fuse link manufacturers usually give the data shown in figures 10.15 to 10.20. In ac applications the parameters on which the semiconductor withstand capability is normally compared to the fuse link are

- Peak let-through current versus clearing time or clearing I^2t
- Applied voltage
- Power factor



Figure 10.17. *Fuse-link cut-off characteristics at 660 V rms.*



Figure 10.18. *Typical peak arc voltage for two different fuse-link types.*

The voltage rating indicates that the fuse can be relied upon to safely interrupt its rated short circuit current in a circuit where the voltage is equal to, or less than, its rated voltage. The standard voltage ratings used by fuse manufacturers for most small dimension and midget fuses are 32, 63, 125, 250 and 600.
In electronic equipment with relatively low output power supplies, with circuit impedance limiting short circuit currents to values of less than ten times the current rating of the fuse, it is common practice to specify fuses with 125 or 250 volt ratings for secondary circuit protection of 500 volts or higher.

As mentioned previously, fuses are sensitive to changes in current, not voltage, maintaining their 'status quo' at any voltage up to the maximum rating of the fuse. It is not until the fuse element melts and arcing occurs that the circuit voltage and available power become an issue.
To summarize, a fuse may be used at any voltage that is less than its voltage rating without detriment to its fusing characteristics.



Figure 10.19. *Total let-through current for total fuse-link operating times of less than 10 ms and at 660 V rms.*

10.3.1iv – Fuse link derating and losses

For 25ºC ambient temperatures, it is recommended that fuses be operated at no more than 75% of the nominal current rating established using the controlled test conditions. Fuses are essentially temperature-sensitive devices whose ratings have been established in a 25ºC ambient. Even small variations from the controlled test conditions can greatly affect the predicted life of a fuse when it is loaded to its nominal value, usually expressed as 100% of rating.

To compensate for variable operating factors, for trouble-free, long-life fuse protection of equipment, the fuse should not be used at more than 75% of the nominal rating, whilst ensuring overload and short circuit protection must be adequately provided for. The fuse temperature generated by the current passing through the fuse increases with increased ambient temperature. Increased ambient temperature decreases the nominal current rating of a fuse. Most traditional fuse designs use lower melting temperature materials and are, therefore, more sensitive to ambient temperature changes.

The resistance of a fuse is usually an insignificant part of the total circuit resistance. Since the resistance of fractional amperage fuses can be several ohms, this fact should be considered when using them in low-voltage circuits. Most fuses are manufactured from materials which have positive temperature coefficients, and, therefore, it is common to refer to cold resistance and hot resistance (voltage drop at rated current), with actual operation being somewhere in between. Cold resistance is the resistance obtained using a measuring current of no more than 10% of the fuse's nominal rated current. Hot resistance is the resistance calculated from the stabilized voltage drop across the fuse, with current equal to the nominal rated current flowing through it.

The maximum permissible continuous fuse current $\hat{I}$ is dependant on the ambient temperature T_{amb} and the air flow velocity, according to

$$\hat{I} \le I_n \times \left(1 - 0.005 \times \left(T_{amb} - 20°\text{C}\right)\right) \times \left(1 + 0.05v\right) \times K_b \qquad (10.54)$$

where I_n is the fuse rated current and the air velocity, v, is limited to 5m/s. The fuse load constant K_b is assumed worst case, that is 100% conduction, K_b = 1.

In the absence of manufacturer's curves as in figure 10.20a, being a resistive element, fuse losses are related to the square of the current, that is

$$P_{n\%} = \left(\frac{n\% \text{ of } I_{rated}}{100\% \text{ of } I_{rated}}\right)^2 \times P_{100\%} = \left(\frac{I_{load}}{I_n}\right)^2 \times P_{100\%} \qquad (10.55)$$

where $P_{100\%}$ is the fuse losses at rated current I_n in a 20°C ambient.



Figure 10.20. *Fuse derating with: (a) ambient temperature; (b) ac supply voltage; and (c) power factor.*

Example 10.5: ***AC circuit fuse link design***

A fast acting fuse is connected in series with a thyristor in a 415 V ac, 50 Hz ac application. The average current in the thyristor is 30 A at a maximum ambient temperature of 45°C. The ratings of the thyristor are

$I_{T(AV)}$ = 45 A @ T_c = 85°C
I_{TRMS} = 80 A
I^2t = 5 k A^{2}s for 10 ms @ 125°C
I^2t = 20 k A$^2\sqrt{}$s
I_{TSM} = 1000 A for 10 ms @ 125°C and V_{RRM}= 0

The fault circuit inductance is 1.32 mH and the resistance is negligible. Using figures 10.15 to 10.20, select a suitable fuse.

Solution

From figure 10.20a, the 35 A rms No. 2 fuse is rated at 30 A rms in a 45°C ambient.
From figure 10.18 the peak arc voltage for a type No. 2 fuse will be less than 1200 V, hence the thyristor voltage rating must be greater than 1200 V and possibly 1200V+√2×415V ac, depending on the point-on-wave of the fault and the particular circuit configuration.

The short circuit or prospective rms symmetrical fault current is

$$I_{sc} = \frac{I_a}{\sqrt{2}} = \frac{V_s}{X_L} = \frac{415\text{V}}{2\pi \times 50\text{Hz} \times 1.32\text{mH}} = 100\text{A}$$

Figure 10.16 gives a fuse peak let through current of 500 A, which is less than the thyristor peak current rating, I_{TRMS}, of 1 kA.
Figure 10.19 gives the fuse total I^2t of 300 A^{2}s and the total clearing time of t_c =3.5 ms. Since the fuse clears in less than 10 ms (½ ac cycle), the thyristor re-applied V_{RRM} will be zero and an I_{TSM} = 1000 A rating is applicable. The total I^2t is corrected for voltage (415V ac) and power factor (0 pu) with f = 0.6 and c = 1.2 from figures 10.20b and c.

$$I^2t' = f \times c \times I^2t = 0.6 \times 1.2 \times 300\ \text{A}^2\text{s} = 216\ \text{A}^2\text{s}$$

which is significantly less than the thyristor I^2t rating of 5 kA^{2}s.
Since t_c is less than 10 ms, the $I^2\sqrt{t}$ rating of the thyristor is used.

$$I^2t'' = (I^2\sqrt{t})\sqrt{t_c}$$
$$= 20\ \text{kA}^2\sqrt{\text{s}} \times \sqrt{3.5\ \text{ms}} = 1.18\ \text{kA}^2\text{s}$$

which is significantly greater than the I^2t (216 A^{2}s) of the fuse.

Since the fuse peak let through current (500 A) is less than the thyristor peak surge current rating (1000 A), and the fuse I^2t rating (216 A^{2}s) is significantly less than that for the thyristor (1180 A^{2}s), the proposed 35 A fast acting fuse should afford adequate protection for the thyristor.
Generally, if the rms current rating of the fuse is less than the average current rating of the thyristor or diode, the fuse will provide adequate protection under fault conditions.

♣

10.3.1v – Pulse derating

Here the general term 'pulses' is used to describe the broad category of wave shapes referred to as 'surge currents', 'start-up currents', 'inrush currents', and 'transients'. Electrical pulse conditions vary considerably from one application to another and different fuse constructions may not react the same to a given pulse condition. Electrical pulses produce thermal cycling and possible mechanical fatigue that could affect the fuse life. Initial or start-up pulses are normal for some applications and require the characteristic of a 'slow blow' fuse, incorporating a thermal delay design to enable it to survive normal start-up pulses and still provide protection against prolonged overloads. The start-up pulse should be defined and then compared to the time-current curve and I^2t rating for the fuse.
Nominal melting I^2t is a measure of the energy required to melt the fusing element and is expressed as 'Ampere squared seconds' (A^{2}s). This nominal melting I^2t, and the energy it represents (within a time duration of 8ms [0.008 s] or less and 1ms [0.001 s] or less for thin film fuses), is a value that is constant for each different fusing element. Because every fuse type and rating, has a different fusing element, it is necessary to determine the I^2t for each. This I^2t value is a parameter of the fuse itself and is controlled by the element material and the configuration of the fuse element. In addition to selecting fuses on the basis of normal operating currents, derating, and ambient temperature, it is also necessary to apply the I^2t design approach. This nominal melting I^2t is constant for each fuse element design and is also independent of temperature and voltage. The nominal melting I^2t method of fuse selection is applied to those applications in which the fuse must sustain large current pulses of a short duration. These high-energy currents are common in many applications and are critical to the design analysis.



Figure 10.21. *Fuse I^2t formula for various current waveforms.*



Figure 10.22. *Fuse pulse number derating curves, assuming adequate cooling time between pulses.*

The following example illustrates the application of I^2t for a fusing undergoing repetitive surges.

Example 10.6: ***AC circuit fuse link design for I^2t surges***

Based on figures 10.16 and 10.21, select a 230V, very fast-acting fuse that is capable of withstanding 100,000 pulses of current having a triangular pulse waveform of 20A magnitude and of 3ms duration. The normal operating current is 4.5A at an ambient temperature of 25ºC.

Solution

At 25ºC, no fuse thermal derating is necessary.
The first waveform and the associated effective pulse I^2t formula in figure 10.21 are applicable, where i_p=20A and the effective duration is 3ms.
The applicable value for peak pulse current i_p and time t into the corresponding formula for the first wave-shape in figure 10.21 gives:

$$I^2t = \frac{1}{3} i_p^2 t$$
$$= \frac{1}{3} \times 20^2 \times 3\text{ms} = 0.40\text{A}^2\text{s}$$

This value is referred to as the *pulse* I^2t.

The required nominal melting I^2t value for 100,000 occurrences of the calculated pulse I^2t from figure 10.22, involves a derating figure of 22%. The calculated pulse I^2t is converted to the necessary nominal melting I^2t values as follows:

$$\text{Nominal Melt } I^2t = \frac{\textit{Pulse } I^2t}{22\%}$$
$$= \frac{0.4}{0.22} = 1.82\ \text{A}^2\text{s}$$

Examine the I^2t rating data for a 230V, very fast-acting fuse. From figure 10.16, the 6A design is rated at 2A^{2}s, which is the minimum fuse rating that will accommodate the 1.82A^{2}s value calculated. This 6A fuse will also accommodate the specified 4.5A normal operating current, when a 25% derating factor is applied to the 6A nominal rating.

♣

10.3.1vi - Other fuse link derating factors

Ambient temperature correction coefficient, A_1
Fuse current ratings are usually established at a reference ambient air temperature T_{ref} of 25°C or 30°C. Typical ambient operating temperatures are greater, T_{op}, so the fuse must be derated. The temperature rise depends on the internal power dissipation, which is a function of the current squared. The derating coefficient, for a maximum allowable fuse temperature of T_{max} (typically 130°C to 150°C), is

$$A_1 = \sqrt{\frac{T_{\max} - T_{op}}{T_{\max} - T_{ref}}}$$

Forced cooling correction coefficient, B_v
Forced air cooling, up to a limit about v=5m/s, increases the fuse continuous rating by up to 25%, according to:

$$B_v = 1 + 0.05 \times v \le 1.25$$

Terminal conductor size coefficient C_1
Connected cables and busbars conduct heat away from the fuse, thereby affecting the fuse temperature. A factor 0.8 to 1 can account for busbar conduction and the effects of nearby heat sources. Liquid cooling of the terminals can result in a correction factor of greater than one.

High frequency derating coefficient C_f
The fuse link element is a metal strip, in which at fundamental frequencies *f* above 1kHz, its resistance is increased by skin effects. The I^2R losses are increased, where the current includes harmonics, which should not exceed 15% more than the fundamental. The derating is applicable from 100Hz up to 20kHz is shown in the following table. The function $C_f = 1 - 0.075 \times \log_{10} f$ may be applicable for certain fuses.

f Hz	C_f
$0 < f \le 100$	1.0
$100 < f \le 500$	0.95
$500 < f \le 1{,}500$	0.9
$1{,}500 < f \le 5{,}000$	0.8
$5{,}000 < f \le 10{,}000$	0.7
$10{,}000 < f \le 20{,}000$	0.6

Current-variation coefficient A_i
Large rms current variations cause thermal fatigue of the small notch zones on the fuse link used for semiconductor fuses. The thermal derating is classified as either continuous or cyclic.
On/off operation a few time per day with minimal overloads is considered continuous operation, and has an associated 20% derating, A_i = 0.8. Equipment turned on and off once per day, or less often, is fuse derated by 10%, A_i = 0.9.
Cyclic loading is when the fuse heats and cools to steady-state at a cycle rate of less than a few tens of minutes, $A_i \le 0.6$.

The fuse current rating for a nominal current I_n is derated to a maximum rms continuous current of

$$I_n' = I_n \times A_1 \times B_v \times C_1 \times C_f \times A_i$$

Example 10.7: ***AC circuit fuse link derating***

A 1000A fuse has following operational data:
maximum operating temperature T_{max} = 150°C
reference temperature T_{ref} = 30°C
modest busbars giving C_1 = 0.85

The operational environment is:
ambient temperature T_{op} = 50°C
fundamental frequency f = 1kHz
forced air cooling velocity v = 2m/s
operation: cyclic every hour, A_i = 0.6

What is the maximum allowable continuous current for the fuse?

Solution

From the frequency derating table C_f = 0.9 at 1kHz.

$$A_1 = \sqrt{\frac{T_{\max} - T_{op}}{T_{\max} - T_{ref}}} = \sqrt{\frac{150°C - 50°C}{150°C - 30°C}} = 0.91$$

$$B_v = 1 + 0.05 \times v = 1 + 0.05 \times 2\text{m/s} = 1.1$$

$$C_f = 1 - 0.075 \times \log_{10} f$$
$$= 1 - 0.075 \times \log_{10} 1000\text{Hz} = 0.775$$

The fuse adjusted rating is

$$I_n' = I_n \times A_1 \times B_v \times C_1 \times C_f \times A_i$$
$$= 1000\text{A} \times 0.91 \times 1.1 \times 0.85 \times 0.9 \times 0.6 = 460\text{A}$$

The adjusted rating of 460A is significantly lower than the 1000A applicable to rated fuse conditions.

♣

10.3.1vii – Fuse link dc operation
Fuse link protection in dc circuits presents greater difficulty than for ac circuits. No natural ac period current zeros exist and faults can result in continuous arcing. The breaking capacity of a fuse link in a dc application depends on

- the maximum applied dc voltage, $\hat{E}$
- the feed L/R time constant, τ
- the prospective short circuit current of the circuit, I_a

High-speed semiconductor ac fuses can be used in dc applications, after suitable derated. The longer the fault current L / R time constant, the lower the allowable operating voltage, since the fuse takes longer to melt due to the slower energy delivery rate. Conversely, the higher the prospective short-circuit current I_a, the faster the fuse operates hence it can operate at a higher dc voltage level.
Typically, the fuse dc rating is 70% of its ac voltage rating for time constants between 10ms to 20ms, and the dc rating decreases as the time constant increases. No voltage derating is necessary for time constants less than 2½ms.
Published fuse characteristics and performance data generally concentrate on ac at 50 Hz or 60 Hz. values. The design monograph in figure 10.23 can be used to select a suitable ac high-speed fuse for dc application. The design requires the fault time constant $\tau = L/R$, which will specify the maximum allowable dc voltage $\hat{E}$, whence the maximum dc arcing voltage $\hat{V}_{arc}$. The fault time constant also specifies the pre-arcing I^2t derating factor k, used to specify the minimum prospective fault current $\breve{I}_a$ to ensure enough energy for the fuse to melt, thence clear.

$$\breve{I}_a = k\sqrt{I^2t} \qquad (10.56)$$

This minimum current must be less than the prospective peak dc fault current given by

$$I_a = \frac{E}{R} \qquad (10.57)$$

That is, $\breve{I}_a < I_a$ is a fuse link requirement.

The instantaneous fault current is $i(t) = I_a(1\text{-}e^{-t/\tau})$, while the instantaneous rms current is

$$i_{rms}(t) = I_a\sqrt{1 + \frac{2e^{-n}}{n} - \frac{e^{-2n}}{2n} - \frac{1.5}{n}} \quad \text{where} \quad n = t/\tau \text{, the number of time constants} \qquad (10.58)$$



Figure 10.23. *Design curves for an ac fused used in dc applications.*

Example 10.8: ***DC circuit fuse link design***

A traction 600V dc supply has an equivalent source impedance of 20mΩ and 0.4mH, and a nominal dc load current of 600A.

i. Validate the suitability of the following ac fuse in being able to safely clear a dc fault current.
ii. Estimate the fuse losses at 20°C ambient.
iii. What is the maximum nominal current allowable in an air still 80°C ambient?
iv. Estimate the fuse losses in the 80°C ambient.

FUSE: High speed 900A, 1300V ac, with a pre-acing I^2t of 505,00A^{2}s at room temperature, in a case size #3 of cross section 75mm×76mm, allowing 125W of losses at 20°C.
Figure 10.23 is applicable to this fuse link element.

Solution

The maximum applied voltage is $\hat{E}$ = 600V dc

The short circuit fault time constant is $\tau = {}^{L}\!/_{R} = {}^{0.4\text{mH}}\!/_{20\text{m}\Omega} = 20\text{ms}$

i. From figure 10.23, a size #3 fuse will offer better voltage and current overheads than a type #2 fuse. The data yields k = 36, an arcing voltage maximum of 1920V dc, and would allow fault time constants of up to 36ms or peak dc supply voltages of up to 700V dc.
The prospective short circuit fault current from equation (10.57) is

$$I_a = {}^{E}\!/_{R} = {}^{600\text{V}}\!/_{20\text{m}\Omega} = 30\text{kA}\ .$$

From equation (10.56), the minimum allowable fault current to ensure enough energy to melt and clear the fuse is

$$\check{I}_a = k \times \sqrt{I^2t}$$
$$= 36 \times \sqrt{505,00} = 25.6\text{kA}$$

Since $\check{I}_a < I_a$, that is, 25.6kA < 30kA, the fuse will reliably and predictably melt, thence clear.

ii. The 125W fuse loss at rated current of 900A is reduced if the nominal load current is 600A. From equation (10.55):

$$P_{n\%} = \left(\frac{I_{load}}{I_n}\right)^2 \times P_{100\%}$$
$$= \left(\frac{600\text{A}}{900\text{A}}\right)^2 \times 125\text{W} = 55\tfrac{1}{2}\text{W}$$

iii. At ambient temperatures above 20°C, the fuse nominal current rating is decreased according to equation (10.54):

$$\hat{I} \le I_n \times \left(1 - 0.005 \times \left(T_{amb} - 20°\text{C}\right)\right) \times \left(1 + 0.05 \times \nu\right) \times K_b$$
$$\le 900\text{A} \times \left(1 - 0.005 \times \left(80°\text{C} - 20°\text{C}\right)\right) \times \left(1 + 0.05 \times 0\right) \times 1$$
$$\le 900\text{A} \times \left(1 - 0.005 \times 60°\text{C}\right) = 630\text{A}$$

Thus the fuse would be satisfactory at 80°C with the nominal load current of 600A dc.

iv. The fuse losses at 600A in an 80°C ambient would be approximately

$$P = \left(\frac{I_{load}\,@\,80°\text{C}}{\hat{I}\,@\,80°\text{C}}\right)^2 \times P_{100\%}$$
$$= \left(\frac{600\text{A}}{630\text{A}}\right)^2 \times 125\text{W} = 113\text{W}$$

♣

10.3.1viii – Alternatives to dc fuse operation

It may be possible in some applications to use an ac fuse in a dc circuit, before the rectification stage. Generally low voltage fuses are more effective than high voltage fuses. In high voltage transformer applications satisfactory protection may be afforded by transferring the fuse to the low voltage side. The fuse I^2t rating is transferred as with impedance transferring, that is, in the turns ratio squared.

$$I^2t_{fuse}^{primary} = \left(\frac{V_s}{V_p}\right)^2 \times I^2t_{semiconductor}^{secondary} \qquad (10.59)$$

Alternatively an mcb (miniature circuit breaker) may offer better protection in cases when the ac fault is more of an overload such that the current magnitude is limited. On overload, the mcb takes a longer time to clear than a fuse, thus the mcb is less prone to nuisance tripping. Aspects of both dc and ac relays and contactors, including dc and ac mcb's, are presented in Chapter 27.
Fuse protection is mainly applicable to more robust devices such as thyristors and diodes. Transistors (MOSFETs more readily than IGBTs, even when avalanche rated) usually fail as a result of over-current before any fuse link can clear the fault.

10.3.2 Protection with resettable fuses

Resettable fuses are basically thermistors. Thermistors are thermally sensitive resistors and have, according to type, a negative (NTC), or positive (PTC) resistance/temperature coefficient.
PTC (positive temperature coefficient) thermistors are ceramic or polymeric crystalline protection components whose electrical resistance rapidly increases as a certain temperature is exceeded.
Over-current circuit protection can be accomplished with the use of either a traditional fuse-link or PTC device. PTC devices are typically used in a wide variety of electronics applications where over-current events are common and automatic resettability is desired. This ability of a PTC device to reset itself after experiencing a fault current makes it ideal within circuits that are not readily accessible or where a constant uptime is required.
There are two types of PTC thermistors based on different underlying materials: polymer and ceramic, as summarised in Table 10.2. Generally the device cross-sectional area determines the surge current capability, and the device thickness determines the surge voltage capability.

Thermal Properties

The operation of all PTC devices is based on an overall energy balance described by equation (10.60), which assumes a uniform temperature distribution within the device:

$$H\frac{\Delta T}{\Delta t} = I^2R - U \times (T - T_A) \qquad (\text{W}) \qquad (10.60)$$

where

I = current flowing through the device, A
R = resistance of the device, Ω
Δt = change in time, s
H = heat capacity, $H = m \times c_p$, J/ K
m = mass of the device, kg
c_p = heat capacity of the PTC thermistor device, J/kg K
ΔT = change in device temperature, K
T = device temperature, K
T_A = ambient temperature, K
U = effective heat-transfer coefficient, heat dissipation factor, $U=h\times A$, W/K

In equation (10.60), the current flowing through the device generates heat at a rate equal to I^2R. All or some of this heat is lost to the environment, at a rate described by the term $U\times(T - T_A)$. Any heat not lost to the environment raises the device temperature at a rate described by the term $mc_p\times(\Delta T/\Delta t)$.
If the heat generated by the device and the heat lost to its environment balance, then in this steady-state equilibrium condition, $\Delta T/\Delta t$ tends to zero and equation (10.60) reduces to:

$$I^2R = U \times (T - T_A) \qquad (\text{W}) \qquad (10.61)$$

Under normal operating conditions, this thermal steady-state is at a relatively low temperature and in the low resistance region, as indicated by operating *Point 1* in Figure 10.24.

The thermal characteristics of PTC devices are similar to those of the NTC devices, and can be described by the following terms:

- heat capacity, *H,* in J/K
- heat dissipation constant, *D,* in W/K
- thermal time constant, *τ,* in seconds

Heat capacity

The product of the specific heat and mass of the thermistor, heat capacity is the amount of heat required to produce a 1K change in the body temperature of the thermistor.

$$H = m \times c_p$$

Ceramic PTC thermistors have a heat capacity of about 3J/cm^3/K.

Heat dissipation constant
The heat dissipation factor is the amount of heat which is lost, over a unit of time, based on a 1K temperature difference between the heating element and ambient temperature.
It is the ratio of the change in the power applied to the thermistor to the resulting change in body temperature due to self-heating. The factors that affect the dissipation constant including: lead-wire materials, method of mounting, ambient temperature, conduction or convection paths between the device and its surroundings, and the structure, shape, and material of the PTC device itself.

$$P = IxV = U(T - T_A) = U\Delta T \qquad \text{(W)}$$

T: temperature of heating element, K
U: heat dissipation factor, W/K

Thermal time constant
The time required for the thermistor temperature to change 63.2% of the difference between the self-heated temperature and the ambient after the power is disconnected. The thermal time constant is also influenced by the same environmental factors as those that affect the dissipation constant.

The thermal time constant τ is the time to reach 0.632 times the temperature difference between T and T_A.

$$\tau = \frac{H}{U} \qquad \text{(s)} \qquad (10.62)$$

U: heat dissipation factor, W/K
H: heat capacity, J/K

10.3.2i Polymeric PTC devices

Polymeric PTC materials
Polymeric positive temperature coefficient circuit protectors are made from a conductive plastic formed into thin sheets, with electrodes attached to either side of the compressed stacked sheets. The conductive plastic matrix is manufactured from a nonconductive crystalline polymer and dispersed highly-conductive carbon black particles, typically high density polyethylene mixed with graphite. The plate electrodes ensure even distribution of power loss through the device, and provide a surface for leads to be attached or for surface mounting. The phenomenon that allows conductive plastic materials to be used for resettable over-current protection devices is that they exhibit a large non-linear positive temperature coefficient effect when heated. A PTC is a thermal characteristic that many materials exhibit whereby resistance increases with temperature. What makes a PTC conductive plastic material unique is the magnitude of its resistance increase. At a specific transition temperature, the increase in resistance is so large that it is characterised on a logarithmic scale.

Resettable over-current polymeric PTC protector physics
The conductive carbon black filler material in the PTC device is dispersed in a polymer that has a crystalline structure. The crystalline structure densely packs the carbon particles into its crystalline boundary so they are close enough together (beyond a level called the percolation threshold) to allow current to flow through the polymer insulator via the created carbon ‘chains’, due to a tunnelling effect. When the conductive plastic is at room temperature, there are numerous carbon chains forming parallel conductive paths through the mostly crystalline material.

Under electrical fault conditions, excessive current flows through the PTC device. Internal I^2R Joule heating causes the conductive plastic material's temperature to rise. As this self-heating continues, the material's temperature continues to rise until it exceeds its phase transformation temperature. As the material passes through this phase transformation temperature, the densely packed crystalline polymer matrix changes to an amorphous structure, disrupting the network of conductive carbon paths. This phase change is accompanied by a small volumetric expansion. As the conductive particles move apart from each other, most of them no longer conduct current and the resistance of the device increases sharply.

The material will stay ‘hot’, remaining in this high resistance state as long as the power is applied. This latched state provides continuous fold-back protection, until the electrical fault is cleared and the power is reduced. Reversing the phase transformation, by cooling, allows the carbon chains to re-form as the polymer re-crystallizes. The resistance quickly reduces toward its original low value.

Principle of operation
Both polymeric positive temperature coefficient thermistor protectors and traditional fuse-link devices react to internal I^2R Joule heat generated by an excessive current flow in a circuit. Whereas a fuse-link melts open, interrupting the current flow, a PTC device restricts current flow as its bulk rises in temperature, changing from a low to a high resistance state. In both cases, this transitional condition is termed *tripping*. The characteristic curve in figure 10.24 shows the typical response of a PTC device to temperature.



Figure 10.24. *Polymeric PTC thermistor operating R-V-I-t curves and typical tripping dispersion.*

If the current through the device is increased while the ambient temperature is maintained constant, the heat generated within the device increases and the temperature of the device also increases. Whilst the increase in current is modest, if the generated heat can be lost to the environment, the device will stabilize according to equation (10.61) at a higher temperature, such as *Point 2* in Figure 10.24.
Alternatively, instead of the current being increased, the ambient temperature is raised, the device will stabilize according to equation (10.61) at a higher temperature, possibly again at *Point 2*. *Point 2* could also be attained by a combination of both a current increase and an ambient temperature increase.
Further increase in either current, ambient temperature, or both will cause the device to reach a temperature where the resistance begins to rapidly increases, such as at *Point 3* in Figure 10.24. Any further increase in current or ambient temperature will cause the device to generate heat at a rate greater than the rate at which heat can be transferred to the environment, thus causing the device to heat up rapidly. A large increase in resistance occurs for a small change in temperature. In Figure 10.24, this region of large change in resistance for a small change in temperature occurs between points 3 and 4, and this operating region is termed the *tripped state*. This large increase in resistance causes a corresponding decrease in the current flowing in the down-line series circuit.
The resultant current reduction reduces the likelihood of circuit damage. Since the temperature change between operating points 3 and 4 is small, the term $(T - T_A)$ in equation (10.61) can be replaced by the constant $(T_{op} - T_A)$, where T_{op} is the operating temperature of the device. Then equation (10.60) becomes:

$$I^2R = \frac{V^2}{R} = U \times (T_{op} - T_A) \qquad \text{(W)} \qquad (10.63)$$

Since both U and $(T_{op} - T_A)$ are now constants, equation (10.63) reduces to a constant, I^2R = constant; that is, the device now operates in a constant power state. Expressing this constant power as V^2/R emphasizes that, in the tripped state, the device resistance is proportional to the square of the applied voltage. This relation holds until the device resistance reaches the upper knee of the curve, *Point 4* in Figure 10.24.
For a device that has tripped, as long as the applied voltage is high enough for the resulting V^2/R power to maintain the $U\times(T_{op} - T_A)$ loss, the device remains in the tripped state, that is, the device will remain latched in its protective high-resistance state. When the voltage is decreased to the point where the $U\times(T_{op} - T_A)$ loss can no longer be supplied, the device begins to reset to a lower resistance state, by traversing back along the R-T characteristic towards *Point 1*.

Electrical Properties
The electrical characteristics describing PTC devices (ceramic and polymeric) include the following:

- current-time characteristic
- resistance-temperature characteristic
- voltage-current characteristic
- power and minimum resistance
- temperature coefficient of resistance
- transition temperature
- voltage and frequency dependence
- voltage rating

Hold and trip current
Figure 10.25 illustrates the hold-current and trip-current behaviour of PTC devices as a function of device bulk temperature.
Region A represents the combinations of current and temperature at which the PTC device will trip (go into the high-resistance state) and protect the circuit. *Region B* describes the combinations of current and temperature at which the PTC device will allow for normal operation of the circuit, a low resistance state. In *Region C*, it is possible for the device to either trip or remain in the low-resistance state, depending on the individual device resistance. The boundaries between these regions are defined as the hold and trip currents.

Hold current, I_{Hold}, at a given temperature, is the highest steady-state current that a device will hold for an indefinite time without transitional tripping from the low resistance to the high resistance state.
Trip current, I_{Trip}, is the minimum current at which the device will switch from the low resistance to the high resistance state.

The trip current is typically greater than the normal operating current. Unlike time-to-trip, the hold current of a device is a steady-state condition that can be fairly accurately defined by the heat transfer environment. Under steady-state conditions, equation (10.63) is valid and the I^2R heat generated equals the heat lost to the environment. Therefore, if U increases, the hold current increases, with the approximate dependency:

$$I_H \propto \sqrt{U}$$



Figure 10.25. *Polymeric PTC device hold and trip currents as a function of device temperature.*

Since PTC devices are thermally activated, any change in the surrounding temperature will affect device performance. As the surrounding temperature increases, less energy is required to trip the device, thus the hold current decreases. Consequently the I_{Trip} and I_{Hold} curves both have negative slopes in Figure 10.25. Thermal derating curves and I_{Hold} versus temperature tables enable in-circuit design over a wide range of temperatures, as illustrated in example 10.8.

The heat transfer for PTC devices is affected by several factors, for example:

- An increase in the ambient temperature surrounding the device results in a reduction in heat transfer. This can be caused by a general increase in the ambient temperature, or the device being in proximity to a heat-generating source such as a power switching device, resistor or transformer. The hold current, power dissipation, and time-to trip of the device are all reduced.
- By changing the width/area of pcb copper pads or increasing the device lead lengths, which are in thermal contact with the device. A surface mount device on an increased copper pad area, results in an increase in the heat transfer. This results in a higher hold current and power dissipation, and a slower time-to trip.
- If the airflow around the device is increased, heat transfer is increased.

Time-to-trip
The time-to-trip of a PTC device is the time it takes for the voltage drop across the device to rise to greater than 80 percent of the voltage of the power source, or when the resistance of the device increases substantially relative to the load resistance. A trip event is caused when the rate of heat lost to the environment is less than the rate of heat generated, causing the device temperature to increase. The rate of temperature rise and the total energy required to make the device trip, depend on the fault current and the heat transfer environment.
For low-fault currents, for example two-to-three times the hold current, devices trip slowly since a substantial amount of the I^2R generated heat is lost to the environment, therefore only slowly increases the device temperature. This type of trip event can be considered as a non-adiabatic trip event. Under these conditions, the heat transfer to the environment plays a significant role in determining the time-to-trip of the device. The greater the heat transfer, the longer the time-to-trip.
At high-fault currents, for example ten times the hold current, the time-to-trip is reduced because most of the I^2R energy generated is retained in the device, thereby rapidly increasing its temperature. A trip event of this kind can be regarded as an adiabatic trip event. Under these conditions, the heat transfer to the environment is less significant in determining the time-to-trip of the device.
As tripping is a dynamic event, it is difficult to precisely predicted the change in the time-to-trip since a change in the heat transfer coefficient is often accompanied by a change in the thermal mass around the device. If for example the device uses a metal heatsink, not only will the heat transfer increase, but the device will also need to heat some fraction of the metal (due to the intimate thermal contact) before the device will trip. Therefore, not only is the thermal conductivity of the metal important, but the heat capacity of the metal is also a factor in determining the time-to-trip.

The switching time or time-to-trip t_s can be approximated, in an adiabatic condition, by:

$$t_s = \frac{c_p Vol}{P}(T_{ref} - T_A) \qquad (10.64)$$

T_{ref} reference temperature of PTC thermistor
Vol PTC thermistor volume
P switch-on power of the PTC thermistor

This equation shows that the switching time is influenced by the size of the PTC thermistor, its reference temperature, and the power supplied. Switching times are lengthened by increasing the volume or the reference temperature; while a high power consumption by the PTC thermistor results in short switching times.



Figure 10.26. *Polymeric PTC curves for a PTC rated at 72V, 40A, with a 1.1A to 3.75A hold current.*

Figure 10.26 shows a typical pair of operating curves for a PTC device in still air at 0°C and 75°C. The curves are separate because the heat required to trip the device comes both from electrical I^2R heating and from the device environment. At 75°C the heat input from the environment is substantially greater than at 0°C, so the additional I^2R needed to trip the device is correspondingly less, resulting in a lower trip current at a given trip time, or a faster trip at a given trip current.

Device reset time

In Figure 10.27, after a trip event (when the current fault condition has been alleviated), the resistance recovery to a quasi-stable low value is rapid, with most of the recovery typically occurring within a few minutes. Figure 10.27 shows the resistance recovery curve and associated power dissipation for a family of leaded PTC fuse devices.

As with other electrical properties, the resistance recovery time depends upon both device design and the thermal environment. Since resistance recovery is related to device cooling, the greater the heat transfer, the quicker the recovery.



Figure 10.27. *Polymeric PTC typical resistance recovery after a trip event.*

Typical recovery resistance after a trip event: trip jump, R_{1MAX}

PTC devices exhibit resistance hysteresis after tripping, either through an electrical trip event or through a thermal event such as reflow soldering.

Figure 10.27 shows typical polymeric PTC device behaviour after tripping and when cooling. It can be seen that even after a number of hours, the device resistance is still greater than the initial pre-trip resistance. Over an extended period, device resistance will continue to fall and will eventually approach the initial resistance. Therefore, when PTC devices are being used, this 'trip jump' or 'reflow jump' is taken into consideration when determining the hold current. This increase in resistance is defined as R_{1MAX} and the jump is measured one hour after the thermal fault event. The long-term cold resistance of polymeric PTC thermistors increases with successive trip events.

10.3.2ii Ceramic PTC devices

Unlike PTC thermistors made of plastic materials, that is, polymeric materials, ceramic PTC thermistors always return to their initial resistance value, even after frequent heating/cooling cycles.

The thermal properties and many of the electrical properties are characterised the same for both PTC material types.

Ceramic PTC thermistors

Mixtures of barium carbonate, titanium oxide and other materials (become doped polycrystalline ceramic, containing $BaTiO_3$ - 69% plus titanates of Pb - 15%, Sr - 10%, Ca - 5% and 1% dopants), whose composition produces the desired electrical and thermal characteristics are ground, mixed and compressed into various shapes. These blank parts are then sintered, at temperatures just below 1400°C, and after cooling, they are contacted, provided with connection elements, and finally coated or encased. Multilayer or bulk ceramic types are available.

Generally, ceramic is a good insulating material with a high resistance. Semi-conduction and thus a low resistance are achieved by doping the ceramic with materials of a higher valency than that of the crystal lattice. Some of the barium and titanate ions in the crystal lattice are replaced by these higher valencies to obtain a specified number of free electrons which make the ceramic conductive.

The material structure is composed of many individual crystallites. At the edge of these monocrystallites, the so-called grain boundaries, potential barriers are formed. They prevent free electrons from diffusing into adjacent areas. The result is high resistance at the grain boundaries. However, this effect is neutralized at low temperatures. High dielectric constants and sudden polarization at the grain boundaries prevent the formation of potential barriers at low temperatures enabling a flow of free electrons.

Above the ferroelectric Curie temperature, dielectric constant and polarization decline so far that there is a rapid increase of the potential barrier heights and it becomes difficult for electrons to pass the potential barrier whence the resistivity of the corresponding material rises dramatically. In a specific temperature range above the Curie temperature T_c, the resistance of the PTC thermistor rises exponentially. Beyond the range of the positive temperature coefficient, the number of free charge carriers is increased by thermal activation. The resistance then decreases and exhibits a negative temperature characteristic (NTC) typical of semiconductors, as shown in figure 10.28.

Figure 10.28c shows that over the majority of the PTC thermistor operating temperature range, it exhibits a slight negative temperature coefficient, similar to most semiconductors. However, as the temperature approaches the switch temperature, T_s, or Curie temperature, the resistance of the element begins to rise rapidly. This steep increase in resistance continues as the temperature rises but eventually levels off and the temperature coefficient becomes negative again at higher temperatures.



Figure 10.28. *PTC ceramic thermistor: (a) R-T characteristics; (b) influence of frequency on R-T characteristics and ac equivalent circuit; (c) influence of electric field strength E (varistor effect) on R-T characteristics; and (d) reference temperature effect on ceramic R-T characteristics.*

Switch temperature, T_s
The switch temperature of a ceramic PTC is the temperature at which the resistance of the PTC thermistor begins to increase rapidly. The switch temperature is usually defined as the temperature where the resistance of the element is twice the minimum resistance value R_{min}, $T_s = T(2 \times R_{min})$.

Transitional temperature coefficient, α
The temperature coefficient of resistance α is defined as the relative change in resistance referred to the change in temperature and is calculated for each point on the resistance versus temperature curve by:

$$\alpha = \frac{1}{R}\frac{dR}{dT} = \frac{d\,\ell n\,R}{dT} = \ell n 10 \times \frac{d\,\ell g R}{dT} = 2.3 \times \frac{d\,\ell g R}{dT}$$

In the range of the steep rise in resistance above *Point 3* in figure 10.24, R_{ref}, α is approximately constant. The following relation then applies:

$$R_2 \le R_{PTC} \le R_1 \rightarrow \alpha = \frac{\ell n R_2 - \ell n R_1}{T_2 - T_1} = \frac{\ell n \frac{R_2}{R_1}}{T_2 - T_1} = \frac{\ell n \frac{R_2}{R_1}}{\Delta T}$$

Within this temperature range, the inverse relation gives:

$$R_2 = R_1 e^{\alpha (T_2 - T_1)} = R_1 e^{\alpha \Delta T} \qquad (10.65)$$

The value of α for the individual types relates only to the temperature range in the steep region of the resistance curve, which is the region of primary interest for most applications.

Voltage dependence of resistance
Higher voltage applied to the ceramic PTC thermistor drop primarily at the grain boundaries with the result that the high field strengths dominating in these regions break-down the potential barriers, thus producing a lower resistance. The higher the potential barriers, the greater the influence of this 'varistor effect' on resistance. Below the reference temperature, most of the applied voltage is supported across the grain resistance. Thus the field strength at the grain boundaries decreases and the varistor effect is quite weak.

These mechanisms result in the increase of alpha and decreases the pre and post trip resistance as the field strength increases as shown in figure 10.28c.

Frequency dependence of resistance
Due to the structure of the PTC thermistor ceramic material, on ac voltages it is not a pure ohmic resistor. It acts as a capacitive resistor because of the grain boundary junction depletion layers. The impedance measured with ac voltages decreases with increasing frequency, as shown in figure 10.28b. The dc tripped resistance is reduced by a factor of over 50 when the element is used at 1kHz, so use of the PTC is generally restricted to DC and line frequency operation.

Protection circuit operation
Figure 10.29 illustrates the two operating states of a PTC fuse. During rated operation of the load the PTC resistance remains low, operating *Point 1* in figure 10.24. Upon overloading or shorting of the load, however, the power consumption in the PTC thermistor increases so much that it heats up, its resistance increases dramatically, and this reduces the current flow to the load to an admissible low level, operating *Point 4* in figure 10.24. Most of the source voltage V_s is then impresses across the PTC thermistor. Although the current is reduced it is sufficient to maintain the PTC in the high-resistance mode, ensuring protection until the cause of the over-current has been removed.

Figure 10.29 illustrates the load-line operating principle of a PTC thermistor designed to operate as a resettable fuse. The region indicated as 'A' represents the normal range of current operation. When current exceeds I_{max}, the device self-heating increases its resistance and causes the circuit to operate in the region indicated by B.

The position of the circuit load-line can be designed such that the over-current protection is either automatically reset or requires a manual reset. In the automatic reset mode, the load line intercepts the *V-I* characteristic at the point F. Stable operation can only occur at this point for normal loads.

In the manual reset mode, the load line intercepts the *V-I* characteristic at three points in figure 10.29; C, D, and E. Point D is unstable so, in practice, stable operation only occurs at points C and E.



Figure 10.29. *Polymeric PTC thermistor circuit operating load line, showing the operating states of a PTC thermistor for over-current protection.*

PTC device application
Some of the types of applications that utilize the self-heated characteristics of the PTC thermistor include:

- self-regulating heaters
- over-current protection
- liquid level sensing
- constant current
- time delay
- motor starting
- arc suppression

Generally the device cross-sectional area determines the surge current capability, and the device thickness determines the surge voltage capability. Polymer PTC devices typically have a lower resistance than ceramic PTCs which are stable with respect to voltage and temperature. After experiencing a fault condition, a change in initial resistance occurs with the polymeric PTC.
In balanced systems with a PTC thermistor in each conductor, resistance change may degrade line balance. Including additional series resistance such as a line-feed resistor, LFR, can reduce the effect of the R_1 jump. In addition, some PTC thermistors are available in resistance bands to minimize R_1 effects. Polymer types are also commonly used singly to protect domestic equipment.
Ceramic PTC devices do not exhibit an R_1 jump (because of the reversible ferroelectric Curie temperature mechanism), and their higher resistance avoids the need for installing an LFR. While this reduces component count, the resistance does vary with applied voltage and frequency. Since this change can be substantial (for example, decreasing by a factor of about 3 at 1kV), it is essential that any secondary overvoltage protection be correctly rated to handle the resulting surge current, which can be three times larger than predicted by the nominal resistance of the ceramic PTC. In a typical line application, line balance is critical.

Table 10.2: Characteristics of polymeric and ceramic PTC thermistor fuse devices

PTC Thermistor material	nominal Ohms	Maximum voltage current trip	resistance stability (with voltage and temperature)	resistance change after surge	typical application
Polymer PTC Thermistor	0.01 - 20		Good	10 - 20%	industrial equipment
Ceramic PTC Thermistor	10 - 50	600V, 13A	*R* decreases with temperature and under impulse	small	balanced line

Example 10.9: ***Resettable ceramic fuse design***

A 24V transformer, operating in an ambient temperature range of 20˚C to 60˚C, is to be PTC thermistor protected under the following conditions:

Normal current = 80mA
Fault current = 300mA

Determine if a 50V, 20Ω ceramic device with the following characteristics, is suitable.

The trip current, the minimum must-switch current, is given by

$$I_{Trip} = \sqrt{\frac{\delta \times \left(107 - 0.85 \times T_A^{\min}\right)}{0.8 \times R_{25°C}}}$$

The hold current, the maximum no-switch current, is given by

$$I_{Hold} = \sqrt{\frac{\delta \times \left(93 - 0.85 \times T_A^{\max}\right)}{1.2 \times R_{25°C}}}$$

where:

$\delta = 0.008$ is the dissipation factor
$R_{25°C} = 20\Omega$ is the nominal resistance at 25˚C

Solution

For this application, the requirements are, a PTC element rated for at least 24V, 50/60Hz, can carry 80mA in a 60˚C ambient, and will switch when conducting less than 300mA at 20˚C.

i. The device maximum rated rms voltage must be greater than the application operational voltage:

$$V_{\max} > V_{operational}$$
$$50\text{V ac} > 28\text{V ac}$$

ii. The trip current must be less than the fault current, 300mA:

$$I_{Trip} < I_{fault}$$
$$I_{Trip} = \sqrt{\frac{\delta \times \left(107 - 0.85 \times T_A^{\min}\right)}{0.8 \times R_{25°C}}} = \sqrt{\frac{0.008 \times (107 - 0.85 \times 20°C)}{0.8 \times 20\Omega}}$$
$$= 0.21\text{A} < 0.30\text{A}$$

iii. The hold current (current without switching) must be greater than the normal operating current, 80mA:

$$I_{Hold} > I_{operational}$$
$$I_{Hold} = \sqrt{\frac{\delta \times \left(93 - 0.85 \times T_A^{\max}\right)}{1.2 \times R_{25°C}}} = \sqrt{\frac{0.008 \times (93 - 0.85 \times 60°C)}{1.2 \times 20\Omega}}$$
$$= 0.12\text{A} > 0.08\text{A}$$

The selected PTC fuse is suitable for this transformer protection case.

♣

Traditional Fuses versus PTCs

Fuses and PTC devices are both over-current protection devices, though each offer their own unique operating characteristics and benefits. Understanding the differences between the two technologies makes the selection choice easier, depending on the application. The most obvious difference is that PTCs are automatically resettable whereas traditional fuses need to be replaced after they are tripped,

while MCBs must be manually reset. Whereas a fuse and MCB completely stop the flow of current (which may be desired in critical applications) after most similar over-current event, PTCs continue to enable the equipment to function, except in extreme cases.

Because they reset automatically, many circuit designers choose PTCs in instances where over-current events are expected to occur often, and where maintaining low warranty and service costs, constant system uptime, and/ or user transparency are at a premium. They are also often chosen in circuits that are difficult to access in or remote locations, were fuse replacement or MCB reset would be difficult. There are several other operating characteristics to be considered that distinguish PTCs and fuses, and it is also best to test and verify device performance before use within the end application.

- General use PTCs are not rated above 240V while LV fuses are rated up to 600V ac.
- Specifications indicate that similarly rated PTCs have about twice (sometimes more) the resistance of fuses.
- The hold (operating) current rating for PTCs can be up to 14A, while the maximum level for fuses can exceed 30A.
- The useful upper limit for a PTC is generally 85ºC, while the maximum operating temperature for fuses is 125ºC. Ambient temperature effects are in addition to the normal derating. PTCs hold and trip ratings must be derated when applied at conditions other than room ambient. For example, any rise in ambient temperature will decrease the hold current rating as well as the trip current. A reduction in ambient temperature will increase the trip current as well as the hold current.
- Comparing the time-current curves of PTCs to time-current curves of fuses show that the speed of response for a PTC is similar to the time delay of a Slow-Blow fuse.
- When a PTC is in a 'tripped state' it protects the circuitry by limiting the current flow to a low leakage level. Leakage current can range from less than a hundred milliamps at rated voltage up to a few hundred milliamps at lower voltages. Fuses (and MCBs) on the other hand completely interrupt the current flow when tripped, and this open circuit results in no leakage current when subjected to an overload current.
- PTCs are rated for a maximum short circuit current at rated voltage, also known as 'breaking capacity' or $I_{\max}$. This fault current level is the maximum current that the device can withstand safely, noting that the PTC will not actually interrupt the current flow; it has a leakage current. A typical PTC short circuit rating is 40A; or for the battery strap PTCs, this value can reach 100A. Fuses do in fact interrupt the current flow in response to the overload and the range of interrupting ratings, vary from tens of amperes up to 10,000A at rated voltage.
- A PCT resettable fuse has better defined characteristics in low voltage dc applications, than traditional fuses, in terms of arcing and resultant circuit voltages with inductive circuits.

10.3.3 Summary of over-current limiting devices

Over-current protection technologies are summarized in Tale 10.3, and as follows:

- PTC thermistors provide self-resetting protection.
- Fuses and MCBs provide good overload capability and low resistance.
- Heat coils protect against lower level 'sneak currents'.
- LFRs provide the most fundamental level of protection, combined with the precision resistance values needed for balanced lines and are often combined with other devices.

The miniature circuit breaker, MCB, a mechanical current controlling device, is considered in 28.19.

Table 10.3: Summary of over-current limiters

type		performance						
action	Technology	line at post operation	Speed	accuracy	resistance stability	operating current	series resistance	current rating
Reducing series	Polymer PTC thermistor	reset	fastest	good	poor	low	medium - low	low
	Ceramic PTC thermistor	reset	fast	good	low	low	high	low
interrupting series	Fuse	disconnected	slow	fair	good	medium	low	medium - high
	Line feed resistor	both lines disconnected	poor	poor	good	high	high	low
diverting series/shunt	Heat coil	shorted or open	slow	poor	medium	low	medium	low
diverting series	Thermal switch	shorted	poor	poor	good	high	low	high

10.4 Overvoltage

Voltage transients in electrical circuits result from the sudden release of previously stored energy, such as with insulation breakdown arcing, fuses, contactors, freewheeling diode current snap, switches, and transformer energising and de-energising. These induced transients may be repetitive or random impulses. Repetitive voltage spikes are observable but random transients are elusively, unpredictable in time and location. A spike is usually brief but may result in high instantaneous power dissipation. A voltage spike in excess of a semiconductor rating for just a few microseconds usually results in catastrophic device failure. Extensive noise may be injected into low-level control logic causing spurious faults. Generally, high-frequency noise components can be filtered, but low-frequency noise is difficult to attenuate.

Overvoltage devices are placed in parallel with a load or circuitry to be over-voltage protected, to limit the magnitude of the voltage that can appear across the input to a circuit. The overvoltage device appears as a very high-impedance (virtually an open circuit) under normal operating conditions. When an overvoltage event occurs, however, the overvoltage device changes its impedance to divert current through itself, around the protected circuit.

Overvoltage protection devices are designed to protect circuits and additionally, they must:

- Not interfere with normal circuit operation.
- Provide maintenance-free operation.
- Reduce long-term cost of the installation by minimizing maintenance time and system downtime.
- Allow the designer to meet industry standards.

Effective transient overvoltage protection requires that the impulse energy be dissipated in the parallel added transient absorption circuit at a voltage low enough to afford circuit survival.

Clamping and Crowbar Devices

Over-voltage protection devices can be classified as either clamping or fold-back (or crowbar). Zener diodes and metal oxide varistors are clamping devices, since they attempt to clamp the voltage at a defined voltage during a stress event. A crowbar device, such as gas discharge tubes and thyristor surge suppressors attempt to create a short circuit when a trigger voltage is reached, with both cases illustrated in Figure 10.30.



Figure 10.30. *I-V characteristics of a bidirectional crowbar device (black) and a unidirectional clamping device (red).*

Crowbar devices with low on-state voltage can keep voltage levels well below the critical values for sensitive electronic elements and carry considerable current without self-damage due to power dissipation. The lowest current and voltage point that can sustain the on-state of the crowbar device is an important parameter and is often called the holding point, as seen Figure 10.30. If the electrical node being protected can supply the voltage and current levels of the holding point, a crowbar device may not turn off after the electrical stress has been removed. The crowbar device must ensure the protection turns off when the electrical stress is removed and does not turn on during normal operation.

Voltage clamp devices do not have the problem of not turning off after a stress event. Clamping devices protecting dissipate considerable power, which is dissipated internally. Clamping devices need a low dynamic resistance in the on-state to ensure that while carrying large currents the voltage does not exceed the allowed levels for the sensitive circuit elements.

Voltage protection can be classified as either *unidirectional or bidirectional*, as shown in figure 10.31. The clamping device has asymmetrical *I-V* characteristics, so is classified as unidirectional, while the device with symmetrical *I-V* characteristics, performs bidirectional clamping. AC circuits generally require suppression which is symmetrical, that is bidirectional.



Figure 10.31. *I-V characteristics of: (a) a unidirectional device and (b) a bidirectional device.*

10.4.1 *Transient voltage suppression clamping devices*

Two voltage transient suppression techniques can be employed.

- **Transient voltage attenuation**
  Low pass filters, such as an *L-C* filter, can be used to attenuate high frequencies and allow the low-frequency power to flow.
- **Diverter (to limit the residual voltage)**
  Voltage clamps such as crowbars or snubbers are usually slow to respond. The crowbar is considered in section 10.2.3 while the snubber, which is for low-energy applications, is considered in sections 8.2 and 8.3.

The voltage-limiting function may be performed by a number of non-linear impedance devices such as reverse selenium rectifiers, avalanche (commonly called Zener) diodes, and varistors made of various materials such as silicon carbide or zinc oxide.

The relationship between the current in the non-linear device, *I,* and the voltage across its terminals, *V,* is typically described by the power law

$$I = kV^{\alpha} \quad \text{(A)} \tag{10.66}$$

k is an element constant dependent on device geometry and material in the case of the varistor, and the non-linear exponent *α* is defined as

$$\alpha = \frac{\log I_2 - \log I_1}{\log V_2 - \log V_1} = \frac{\log I_2 / I_1}{\log V_2 / V_1} \left(= \frac{1}{\log V_2 / V_1} \right) \tag{10.67}$$

where I_1 and I_2 are taken a decade apart, $I_2 / I_1 = 10$. The term alpha, *α,* represents the degree of non-linearity of the conduction. The higher the value of alpha, the better the clamp and therefore alpha may be used as a figure of merit. Linear resistance has an alpha of 1 and a conductance of $k = 1/R$ ($I = \frac{1}{R} V^{+1}$).

The non-linear voltage-dependent static and dynamic resistances are given by

$$R = \frac{V}{I} = \frac{V}{kV^{\alpha}} = \frac{1}{k} \times V^{1-\alpha} \quad (\Omega) \tag{10.68}$$

$$R_{dyn} = \frac{dv}{di} = \frac{1}{\alpha k V^{\alpha-1}} = \frac{V}{\alpha I} = \frac{R}{\alpha} \quad (\Omega) \tag{10.69}$$

and the power dissipation is

$$P = V I = V\, kV^{\alpha} = k \times V^{\alpha+1} \quad \text{(W)} \tag{10.70}$$

The most useful transient suppressors are the Zener diode and the varistor. They are compact devices which offer nanosecond response time and high energy absorption capability.

1 - The Zener diode, usually called a *Transient Voltage Suppressor*, **TVS** in voltage suppression applications, is an effective clamp and comes the closest to being a constant voltage clamp, having an

alpha of 35. Since the avalanche junction area is small and not highly uniform, substantial heating occurs in a small volume. The energy dissipation of the Zener diode is limited, although transient absorption Zener devices with peak instantaneous powers of 50 kW are available. These peak power levels are obtained by:

- Using diffusion technology, which leads to low metallisation contact resistance, narrow base width, and minimises the temperature coefficient.
- Achieving void-free soldering and thermal matching of the chip and the large area electrodes of copper or silver. Molybdenum buffer electrodes are used.
- Using bulk silicon compatible glass passivation which is alkali metal contamination free, and is cut without glass cracking.

Voltage ratings are limited to 280V but devices can be series connected for higher voltage application. This high-voltage clamping function is unipolar and back-to-back series connected Zener diodes can provide high-voltage bipolar symmetrical or asymmetrical voltage clamping.

2 - The varistor (variable resi**stor -** voltage-dependant resistance inversely related to voltage) is a ceramic, bipolar, non-linear semiconductor utilising silicon carbide for continuous transient suppression or sintered zinc oxide for intermittent dissipation. Approximately 90 per cent by weight of zinc oxide and suitable additives such as oxides of bismuth, cobalt, manganese and other metal oxides, when pressed, can give varistors with alphas better than 25. The micro-structure of the plate capacitor like body consists of a matrix of highly conductive (and high thermal conductivity) zinc oxide grains separated by highly resistive inter-granular grain boundaries of the additive oxides. Micro-varistors are only produced where the sintered zinc oxide grains meet, providing pn junction semiconductor-type characteristics, as shown in figure 10.32a. The grain sizes vary from approximately 100µm in diameter for low-voltage varistors down to 10µm for high voltage components, producing 30 to 250V/mm (typically 2V to 3V per grain boundary junction). The junctions block conduction at low voltage and provide non-linear electrical characteristics at high voltage. Effectively pn junctions are distributed in parallel and series throughout the structure volume, giving more uniformly distributed heat dissipation than the plane structure Zener diode. The diameter (parallel conduction paths over the area) determines current capability, hence maximum power dissipation, while thickness (number series connected micro-varistors) specifies voltage, as indicted by the *I-V* characteristics in figure 10.32b. A greater number of adjacent boundaries in series and parallel (that is, the volume of the device) leads to higher energy absorption capability. The structure gives high terminal capacitance values (which decreases with voltage rating according to V^{-1}) depending on area, thickness, and material processing. The varistor may therefore be limited in high-frequency applications (>1kHz), due to $CV^2 f$ related losses. Functionally the varistor is similar to two identical Zener diodes connected back-to-back, in series.



Figure 10.32. *Varistor: (a) conduction mechanisms and (b) I-V linear characteristics.*

Figure 10.33a shows the general equivalent circuit models for the varistor, which consists of the inter-granular boundary resistance R_{IG}, ($\rho \approx 10^{12}$ to 10^{13} Ωcm) the ohmic bulk resistance R_B of the zinc oxide ($\rho \approx 1$ to 10Ωcm), and the non-linear varistor resistance R_{VAR},(0 to ∞Ω).

Leakage current region, $I < 10^{-4}$

Figure 10.33b show the model when the inter-granular boundary resistance R_{IG} dominates the resistance $R_B << R_{IG}$, giving $\alpha = 1$, as shown in figure 10.34a. R_{IG} is temperature (negative) dependant, decreasing with temperature, producing increased leakage current, hence higher steady-state standby losses.

Normal operating region, $I > 10^3$

In figure 10.33c, with $R_{VAR} << R_{IG}$ and $R_B << R_{VAR}$, R_{VAR} dominates electrical behaviour, giving $\alpha > 30$, as shown in figure 10.34a.

High current clamping region, $10^3 > I > 10^{-5}$

In figure 10.33d, the resistance is low as $R_{VAR} << R_{IG}$ and $R_{VAR} < R_B$, giving $\alpha = 1$, as shown in figure 10.34a, with the ohmic bulk resistance R_B of the zinc oxide dominating.



Figure 10.33. *Varistor equivalent circuit models:*
(a) complete model; (b) low current; (c) normal operating region model; and (d)high current model.

The inter-granular capacitance *C*, measured at 1kHz and has a positive temperature coefficient, <0.1%/K, increases with increased thickness (increased voltage rating) and decreases with increase area (increased current/power rating). The capacitance acts as a high pass filter, but restricts the operating frequency limit due to $½CV^2f$ transferred losses.

The lead inductance (≈1nH/mm) *L* limits the element transient response (*L/R*), hence lead length should be minimised.

The varistor voltage rating is the voltage drop across the element when the current is 1mA, at 25°C.



Figure 10.34. *Varistor: (a) I-V linear and (b) static resistance characteristics.*

10.4.1i - Comparison between Zener diodes and varistors *(also see Chapter 13.1.3iv)*

Figure 10.35a illustrates the *I-V* characteristics of various voltage clamping devices suitable for 240 V ac application. The resistor with alpha equal to 1 is shown for reference. It is seen that the higher the exponent alpha, the nearer an ideal constant voltage characteristic is attained, and that the Zener diode performs best on these grounds. When considering device energy absorption and peak current and voltage clamping level capabilities, the Zener diode loses significant ground to the varistor.

The higher the alpha, the lower will be the standby power dissipated. Figure 10.35b shows the dependence of standby power dissipation variation on withstand voltage for various transient absorbers. A small increase in Zener diode withstand voltage produces a very large increase in standby power dissipation. Various device compromises are borne out by the comparison in Table 10.4.
The current, power, and energy ratings of varistors typically are rated values up to 85°C, then linearly derated to zero at a case temperature of 125°C. Voltage-limiting diodes are typically linearly derated from rated values at 75°C to zero at 175°C. Reliability depends on the ambient temperature and applied voltage, and lifetime decreases with increased voltage or temperature. In the case of the varistor, an 8 per cent increase in applied voltage halves the mean time between failures, mtbf, for applied voltages less than 0.71 times the nominal voltage. Below 40°C ambient, the mtbf for a varistor is better than 7 x 10^8 hours (0.7 fit).
The voltage temperature coefficient for the varistor is - 0.05 per cent/K while +0.1 per cent/K is typical for the power Zener (at 1mA).



Figure 10.35. *(a) The I-V characteristics of four transient voltage suppressor devices, with resistance characteristics for reference and (b) standby power dissipation characteristics showing the higher the alpha the lower the standby power dissipation.*

The following design points will specify whether a Zener diode or varistor clamp is applicable and the characteristics of the required device.

- Determine the necessary steady-state voltage rating.
- Establish the transient energy to be absorbed by the clamp.

- Calculate the peak transient current through the clamp.
- Determine power dissipation requirements.
- Determine the clamping voltage to which the transient is to be suppressed.
- Estimate the number of fault cycles during the lifetime.

In order to meet higher power ratings, higher voltage levels or intermediate voltage levels, Zener diodes or varistors can be series-connected. The only requirement is that each series device has the same peak current rating. In the case of the varistor this implies the same disc diameter. Then the *I-V* characteristics, energy rating, and maximum clamping voltages are all determined by summing the respective characteristics and ratings of the individual devices.
Parallel operation is difficult and matched *I-V* characteristics are necessary.
A feature of varistors often overlooked is deterioration, which is not applicable to TVS diodes. Figure 10.36a shows that at relatively low energy levels an infinite number of transients can be absorbed, while at rated absorbed energy only one fault is allowed. This single fault, lifetime, is defined as that energy level that causes a 10 per cent increase in clamping voltage level, for a specified current density.



Figure 10.36. *Pulse lifetime ratings for a Zinc oxide varistor: (a) lifetime for fixed 10/100μs pulses and (b) lifetime number for variable-duration square-wave pulses.*

Figure 10.36b shows that high currents can be tolerated for short intervals. The lower the pulse repetition number, the higher the allowable current. The absorbed energy rating is given by

$$W = k\hat{I}V_c t_p \quad \text{(J)} \qquad (10.71)$$

where k = 1 for a rectangular pulse and k = √2 for impulse waveforms: 10μs/1000μs shown in figure 10.36a and 8μs/20μs. The maximum allowable energy pulse is usually based on a 2ms current pulse of magnitude such that a 10% variation in clamping voltage results. Varistors rated for 1000V ac, 1280V dc at 1mA standby, are capable of clamping once, 2870J associated with an 80kA, 2ms pulse, and have a typical capacitance of 2nF at 25°C and 1kHz.
The failure mode of the Zener diode and varistor is a short circuit. Subsequent high current flow may cause an explosion and disintegration of contacts, forming an open circuit. This catastrophic condition can be avoided by fuse protection. Semiconductor based devices deteriorate minimally.

Table 10.4: Comparison of typical transient suppressor characteristics

Suppressor type	Standby current	Peak current at 1ms exp.	Peak power at 1ms	Peak energy	Voltage clamping ratio at 10A	Voltage range	Capacitance at 1MHz
	mA	A	kW	J		V dc	nF
Silicon carbide varistor	5	-	-	50	4.6	15-300	-
Selenium	12	30	9	9	2.3	35-700	-
Metal oxide varistor	1	120	40	70	1.7	14-1200	2
Zener diode (5W)	0.005	5.5	1.5	2	1.4	1.8-280	1

Selenium suppressors

Selenium, a naturally occurring substance, has been used as a semiconductor in rectifiers and suppressors. Although its popularity as a rectifier has virtually ceased in favour of its silicon equivalent, demand for selenium suppressors continues.

Depositing the elements on a metal substrate's surface produces selenium cells. This provides the cells with good thermal mass and energy dissipation as well as 'self-healing' characteristics, allowing the device to survive energy discharges in excess of the rated value. Selenium's crystalline structure gives it the ability to continue functioning after a burst of energy in excess of its short pulse width rating. Its suppressor operation is comparable to a pressure relief valve – when the pressure rises, the relief valve opens, releases the pressure, and then resets itself.

Because of its unique properties, the selenium suppressor remains viable in many applications. Its transient voltage clamping characteristic, its ability to continuously dissipate power and handle long surges, make it better than MOVs or silicon suppressors for some applications.



Figure 10.37. *Thermistor circuit protection: (a) ac single-phase or dc circuit protection; (b) ac single-phase circuit with line-line and line-ground protection; (c) ac three-phase circuit line-line protection; and (d) ac three-phase circuit with line-line and thermally fused line-ground protection.*

The selenium suppressor can absorb energy levels in excess of its rated capability while maintaining its clamping characteristics subsequent cycles. The layering of the suppressor onto the aluminium plate allows the suppressor's energy capabilities to follow that of a heat sink thermal curve. This heat sink capability allows steady-state power dissipation up to 40 times that of an MOV. For a 130V suppressor, the selenium suppressor allows steady-state dissipation of 2.5W to 80W, compared with an MOV that allows only 0.1W to 2.5W.

Selenium suppressor cell plates are available in sizes varying from less than 20mm x 20mm to in excess of 30mm x 30mm that can function at a temperature of 0°C to 55°C ambient without any derating. The voltage of a selenium suppressor cell starts at 26Vrms or 22.5Vdc per cell plate, with a 75V maximum due to the dielectric ceiling of the cell. The capacitor plate nature allows placement in series to attain higher voltage levels.

Other suppressors can handle high current, short pulse widths in the microsecond range, but the selenium suppressor can handle milli-second pulse width currents, making it a slower but a more robust suppressor than silicon devices. It has a typical response time of less than 1ms and is capable of handling pulses with long decay times as experienced with the shunt fields of large DC motors or any inductive loads with L/R ratios in the 100ms range, such as with power conditioning systems (that is, from power strips to a service entrance), generators, AC controllers, on the DC side of a rectified generator output, across SCRs on large controllers, and on transformers for line-to-line transient suppression.

Fundamentals of overvoltage protection theory

Electronic equipment and components have been designed to function properly when used within their specified current and voltage ratings. When these ratings are exceeded during operation, the equipment or components may sustain permanent damage and may cease to operate. Common sources of overvoltage conditions are lightning, ac power contact, and power induction. Other electrical components may be susceptible to shifts in system ground potential, increasing the need for overvoltage protection. Voltage protection devices may be installed in parallel with the equipment or components to be protected. In the event of an overvoltage condition, protection devices switch rapidly from a high to a low impedance state, thus clamping the transient voltage across the components to a safe operating level. Under normal operating conditions, the overvoltage device appears as a high impedance device (virtually open circuit, with minimal leakage current) and does not affect normal system operation.

Example 10.10: ***Non-linear voltage clamp***

Evaluate the current of a 1mA @ 250V Zener diode when used to clamp at 340V dc. At 340V dc, calculate the percentage decrease in voltage-dependent resistance and the per unit increase in power dissipation, assuming $\alpha = 30$.

Solution

i. From $I = kV^{\alpha}$, equation (10.66)

$I_2 = I_1(V_2/V_1)^{\alpha} = 1$ mA $(340\text{V}/250\text{V})^{30} = 10.14$A

The Zener diode will conduct 10.14A when clamping at 340V (a 10,140 increase on the standby current of 1mA)

ii. From equation (10.68), $R = V^{1-\alpha}/k$ therefore

$$1-\frac{R_2}{R_1} = 1-\left(\frac{V_2}{V_1}\right)^{1-\alpha} = 1-\left(\frac{340\text{V}}{250\text{V}}\right)^{-29} = 0.99987$$

The percentage decrease in resistance is 99.987 per cent.

The static resistance decreases from (250V / 1mA) 250kΩ to (340V / 10.1A) 33.5Ω.

By differentiating equation (10.66), the incremental resistance (*dv/di*) reduces to 1.12Ω (33.5Ω/30).

iii. $P = kV^{\alpha+1}$ (equation (10.70))

$$\frac{P_2}{P_1}-1 = \left(\frac{V_2}{V_1}\right)^{31} - 1 = \left(\frac{340\text{V}}{250\text{V}}\right)^{31} - 1 = 13793.5$$

The per unit power increase is 13,800.

The power increases from (250V × 1mA) 0.2 W at 250V standby to (340V ×10.14A) 3447.6 W when clamping at 340V dc.

♣

10.4.2 Transient voltage fold-back devices

A fold-back device is normally in a high-resistance state for voltages below the break-over voltage. In this state little current flows through the device. When the voltage exceeds the break-over voltage, the device *folds back* or goes into a low-impedance state, allowing the device to conduct large currents away from sensitive parallel connected electronics. The device will continue to remain in this low impedance state until the current through the device is decreased below its holding current.

Fold-back devices have an advantage over clamping devices because in the fold-back state little voltage appears across the load while the device conducts harmful surges away from the load, whereas clamping devices remain at the clamping voltage. The power dissipated in the fold-back device is therefore much lower than in a clamping device, allowing a much smaller device to be used to conduct the same amount of surge current. In addition to its smaller size and lower power dissipation, a fold-back device offers lower capacitance and cost for a given silicon die area.

10.4.2i The surge arrester

A surge arrestor (or gas discharge tube, GDT) is a high-current, two terminal, hermetically sealed-gas (usually neon and argon) discharge element, as shown in figure 10.38. GDTs apply a short circuit under surge conditions, returning to a high impedance state after the surge. The sealing shields the device from external impregnation, hence ensuring stable gas-physics properties. The internal electrodes are especially electron emission promoted coated for stability and are displaced by about 1mm. The inner cylindrical surface of the insulator is ignition-aid coated to speed-up and stabilise the gas discharge, by distorting the electric field. These features define the electrical characteristics such as spark-over voltage, low capacitance, pulsed and ac discharge current handling capability, as specified in figure 10.39.

Unlike the varistor or Zener diode, the voltage collapses to near zero when the external surge voltage exceeds the device internal electric field strength, eventually creating an low voltage (10V) sustained ionised arc, which is only extinguished when the external energy is reduced to zero, as resulting from a voltage reversal in an ac circuit.



Figure 10.38. *Construction of an inert gas surge arrestor and 2 and 3 electrode GDT circuit symbol.*

A number of transitional stages occur during surge voltage suppression, as shown in figure 10.39.

- When inactive, the surge arrestor appears as a low capacitance (<1pF) in parallel with a high resistance, typically 1GΩ, where virtually no current flows.
- When the element *spark-over voltage* is reached, V_s (devices ranging between 70V and 5kV). The voltage rapidly falls to the *glow voltage level* V_{gl}, which is between 70 to 200V with a low current of 10mA, gradually increasing to about 1.5A – region G in figure 10.39.
- As the arrestor current increases, transition to the *arc voltage* V_a mode occurs, where the voltage falls to 10V to 35V, independent of the subsequent current – region A. The transition time between the glow and arc region is dependent on the available current of the impulse, the distance and shape of the electrodes, the gas composition, gas pressure, and the proprietary emission coatings.
- As the over-voltage decreases, the arrestor current decreases to a level where the arc cannot be sustained. The arc ceased suddenly, passing briefly through the glow region, and finally extinguishing at the voltage V_e, termed the *extinguishing voltage*.

Response behaviour
The rate of rise of terminal voltage affects the electrical performance, as shown in figure 10.40a. At low *dv/dt*'s (<1V/µs), the *dc spark-over voltage* $V_{s\text{-}dc}$ of ignition is determined by the electrode spacing, the gas type and pressure, and the degree of pre-ionization of the noble gas.
At high *dv/dt*'s, the spark-over voltage exceeds the lower steady-state value, $V_{s\text{-}dc}$. The ignition-aid coating on the inner cylindrical surface reduces the voltage spread of the resultant *impulse spark-over voltage* $V_{s\,i}$. GDTs have no *di/dt* sensitivity.
The operating mechanisms are such that the surge arrestor is not normally suited to dc-circuit operation (or highly inductive ac loads), since to revert to a high impedance mode, the current must drop below the

arc discharge mode minimum level of a few 100mA. For this reason, a fail-safe mechanism is incorporated to expend the resultant high heating losses that occur with continuous arcing. A spring tension-loaded thermal fuse type mechanism is incorporated to short the two electrodes after melting the separating insulating spacer. Figure 10.40b show the typical short-circuit reaction characteristics as a function of the current flowing through the arrestor.



V_s *spark-over voltage*
$V_{s\,dc}$ *static spark-over voltage*
$V_{s\,i}$ *dynamic spark-over voltage,* $V_{si} > V_{s\text{-}dc}$
V_{gl} *glow voltage*
V_e *arc voltage*
V_a *extinction voltage*
G glow mode range
A arc mode range

Figure 10.39. *Over-voltage limiting characteristics of an inert gas surge arrestor.*

Switching spark gaps
The gas discharge principle used in the voltage surge arrestor is also applicable to the three-terminal switching spark gap, figure 10.38. The device is deliberately ignited, by the build-up of the terminal voltage, (devices from a few hundred volts, up to 6kV) to produce extremely fast (<50ns) high current (>1kA) switching operations (>2M operations), over a very wide temperature range, virtually without loss when conducting and a high insulating resistance (>100MΩ) when non-conducting.



Figure 10.40. *Surge arrestor dynamic characteristics: (a) dv/dt response and (b) fusing time.*

The Dark Effect
The first surge on the GDT tube results in a higher breakdown than subsequent successive surges. As the GDT is normally housed in a plastic module and deployed in a dark cabinet, the term was called the dark effect. The initial strike ionizes the gas to make it settle into a consistent breakdown voltage specification. The impact has been reduced by the design geometry and emission coating composition

of the gas tube. The first surge impulse is typically 10% higher than the average impulse let-through voltage. Surge at very high impulse current levels do not experience the phenomenon, which indicates the dark effect is dependent on the surge current and source impedance.

The Spark Effect

The spark effect is due to the arc being of a high enough energy density to cause contaminants (impurities) to be released from the internal materials into the GDT gas atmosphere under a single surge. These contaminants in the gas cause the increase of the dc breakdown voltage by more than 10% between the first two surges. Subsequent surges trigger the 'getter' effect of the emission coating that will attract the impurities (contaminants) and reduce the breakdown voltage to the original level. Contaminants suspended in the gas change the gas composition and decrease or increase the breakdown voltage according to the Paschen curve of the particular gas mixture.

GDT Life Cycle

The GDT does wear out due to particulates being dislodged from the electrodes during tube arcing. The impact of the arc across the tube is dependent on the energy strike, so the life of the GDT tube is dependent on the impulse applied to it.

The surge ionizing effect charges the tube and therefore attracts the particulates to one end of the tube. This has the effect of changing the electrical properties such as the dc breakdown voltage.

The end of life shorting of the GDT is caused by the rapid breakdown of the emission coating and the electrode material (metal) that further increases internal contaminates. The free materials in the tube attach themselves to the side of the ceramic body between the two electrodes, thereby causing a 'virtual short' between the electrodes.

10.4.2ii Thyristor voltage fold-back devices

Thyristor-based devices initially clamp the line voltage, then switch to a low-voltage on-state. After the surge, when the device current drops below its 'holding current', the protecting device returns to its original high impedance (off) state.

Figure 10.41 shows the protection action difference between a device that voltage clamps (diode avalanche breakdown action, figure 10.41a), and a device that initially clamps then voltage folds back to a low impedance state (thyristor action, figure 10.41b). The main benefits of thyristor type protection are lower voltage overshoot and an ability to handle moderate currents without device wear-out or a deterioration mechanism. The disadvantages of thyristor protectors are relatively high capacitance, which is a limitation in high-speed digital applications, and low tolerance of excessive current. Thyristor circuit protectors can act either as secondary protection in conjunction with gas discharge tubes, GDTs, or as primary protection for more controlled environments of lower surge magnitudes.



Figure 10.41. *Semiconductor I-V characteristics and switching voltage performance: (a) clamping and (b) fold-back devices.*

Thyristors are multilevel layers of n and p doped silicon which form regenerate connected bipolar transistors. When the bipolar transistors are triggered they can enter into a self-sustaining low-resistance state. Thyristors, specifically the SCR, is inherently a unidirectional crowbar device. Modifications of the basic SCR have produced a variety of bidirectional and unidirectional options, specifically the triac and diac (diode for alternating current), as shown in figure 10.42.



Figure 10.42. *Thyristor physical structure, equivalent circuit and I-V curves for thyristors: (a) an SCR; (b) a pair of anti-parallel SCRs, the triac; and (c) the diac.*

The protection capability of an SCR is asymmetrical as shown in Figure 10.42a. In the positive direction, turn on of the thyristor results in a dramatic decrease in resistance while in the negative direction the thyristor provides voltage clamping action, similar to a diode based TVS device. For protection in both voltage polarities, to provide symmetrical crowbar behaviour, it is necessary to use two anti parallel SCRs. This can be achieved with a pair of discrete SCRs, or with an integrated structure in a single silicon die that has five doped regions, as illustrated in Figure 10.42. The integrated device is usually called a Thyristor Surge Protection Device (TSPD) and its *I-V* characteristic is shown in Figure 10.43a. The clamping voltage level of fixed voltage thyristors is set during the manufacturing process. Gated thyristors have their protective level set by the voltage applied to the gate terminal.

In response to a transient surge, the thyristor voltage folds back to provide a low-impedance path to ground. The circuit must have enough impedance to limit the fault current below the peak pulse current (I_{PP}) rating of the thyristor. The over-current protector typically does not operate during a lightning pulse. Two voltage triggered fold-back silicon semiconductor devices are commonly used for circuit voltage protection, the thyristor surge protection device, TSPD, and the SIDAC (silicon thyristor (diode, misnomer) device for alternating current). Both are voltage triggered switches but the TSPD is used to reliably protect telecom lines from high current levels and over-voltage occurrences while a SIDAC (a more electrically robust DIAC) is intended for use as a triggering device.



Figure 10.43. *Thyristor fold-back I-V operation: (a) TSPD; (b) SIDAC; and (c) circuit symbol.*

The TSPD

The TSPD is a silicon structure device typically manufactured on an n-type substrate. It is the equivalent of two SCR's 'connected' in anti-parallel, which allows the flow of electric current in both directions. The TSPD is capable of sinking a surge current pulse to ground when transient voltage appears across its two terminals, occurring when the break-over voltage of the device is reached. The device typically operates symmetrically, protecting in the positive and negative direction. The TSPD turns from the off-state to the on-state based on the breakdown and break-over voltage levels that appear between its two terminals, MT1 and MT2. The devices have a current and voltage curve that has a 'fold-back' affect, where the break-over is high, while the clamping voltage is low, basically a short, after the device turns-on giving it high surge abilities. Figure 10.43c shows the symbol for both the TSPD and the SIDAC.

The TSPD is a crowbar device, meaning it has two states of functionality: open circuit and short circuit. It is transparent during normal circuit operation, in that it is an open circuit across its two terminals. Most TSPDs are symmetrical bidirectional designs but there are also unidirectional devices with a built in diode, or asymmetric bidirectional TSPDs are available with a reduced break-over trigger voltage in one polarity.

Typical TSPD surge current capabilities are up to 200A for a 10/1000µs surge voltage. Operating voltages typically cover a broad range, from 12V up through several hundred volts. They have good *dv/dt* sensitivity but poor *di/dt* sensitivity.

The main features of TSPDs are:

Advantages:

- There is no wear–out (aging) mechanism present as with Gas Discharge Tubes and MOVs
- Very fast turn-on switching
- Electrical parameter consistency (V_{BO}, V_{BR}, I_H)
- High immunity to *dv/dt* conditions (>2kV/ms)
- Compared with the MOV, the total energy dissipated is lower, since the crowbar characteristic is not possessed by MOV devices
- Similar current surge capabilities as the GDT
- Short circuit mechanism for protection of the equipment

Disadvantages:

- Very high current surge pulse limitation, where more silicon is needed
- Temperature dependency of the electrical parameters
- Surge performance limited at low temperatures (< -20°C)
- Capacitance is dependent on the die size, but lower than TVS

The SIDAC

The SIDAC is a multi-layer silicon semiconductor usually manufactured on a p-type substrate. Being a bilateral device, it switches from a blocking state to a conducting state when the applied voltage of either polarity exceeds the break-over voltage. As with other trigger devices, the SIDAC switches through a negative resistance region to the low voltage on-state and will remain on until the main terminal current is interrupted or falls below the holding current. When the SIDAC switches to the on state, the voltage across the device drops to less than 3V, depending on magnitude of the main terminal current flow. The main application for the SIDAC is ignition circuits or inexpensive high voltage power supplies.

The difference between a TSPD and a SIDAC is that the SIDAC is intended to be used as a triggering device. The TSPD is intended to withstand surge current levels which involves high levels of peak power, such as required by telecommunication protection standards. Most of the applications for the SIDAC's are related to capacitor discharge circuitry, as part of a *RLC* circuit; commonly as lamp starters, strobes

and flasher, a stove igniter, etc. The key features of the SIDAC are similar to those of the TSPD. When comparing a similar TSPD with a SIDAC device, the surge current abilities of the TSPD are much larger than the SIDAC. Other key parameters that TSPDs advantageously have over SIDACs are lower leakage current (I_{DRM}) and *dv/dt* immunity.

The *I-V* curve in figure 10.43b shows the electrical characteristics of a SIDAC. Typical devices are rated at 1A, 220V with junction operating temperatures up to 125°C. Commutation times are better than 100µs and the switching resistance R_s in figure 10.43b, is typically 100Ω.

10.4.2iii Polymeric voltage variable material technologies

Polymer Electrostatic Discharge (ESD) suppressor devices consist of a polymer embedded with conducting particles as shown in Figure 10.44a. At high voltage, arcs between the particles create a low resistance path resulting in a drop in voltage. Additionally, the polymeric suppressors can be manufactured with a gap in an electrode that connects two end terminations. The gap causes the two terminations to be electrically discontinuous (current cannot flow). Into the gap, a polymer-based material is back-filled. This voltage variable material (VVM) has similar electrical characteristics to zinc-oxide material. Under normal circuit conditions, the VVM acts like an insulator, but when an ESD transient occurs, the VVM transits to a conductor and shunts the ESD to ground. Polymer devices are bidirectional crowbar devices as shown in Figure 10.44b.



Figure 10.44. *Polymer ESD suppressor: (a) construction and (b) I-V curve of a polymer device.*

Polymer ESD suppressor devices are specifically for electrostatic discharge protection of sensitive low voltage technology. ESD is the transfer of electrical charge between any two objects. ESD is different from other, common overvoltage events (switching and surge transients) in that the time it takes ESD to transition from zero to maximum current and voltage is very short. The rise time of an ESD event is less than a nanosecond, while the other transients take longer than a microsecond to reach their peaks. Since polymeric suppressors are generally specifically designed only for ESD protection, they are not capable of withstanding the higher energy levels of surge transients. On the other hand, polymeric products have the lowest capacitance, 0.050pF, of the suppressor technologies and are used to protect high-speed communication lines.

Polymer devices have high bipolar turn-on voltages, usually over 100V, but turn-on quickly, limiting the exposure to high voltage. The working voltage ranges up to 24V dc, with a leakage current of less than 1nA. The operating temperature range is typically from -65°C to +125°C.

Differences between the GDT and the solid-state semiconductor TSPD thyristor

Static spark-over voltage $V_{s\text{-}dc}$ versus repetitive peak off-state voltage, V_{DRM}

Both define the maximum working voltage across the protector before conduction occurs where the protector will have high impedance so that it will not interfere with the normal operation of the system. The DC surge voltage $V_{s\text{-}dc}$ is specified as a typical voltage where the tolerance has to be used to define the minimum rating to not interfere with system's operating voltage. The TSPD thyristor V_{DRM} is specified as an absolute maximum in its data sheets. The DC surge voltage $V_{s\text{-}dc}$ is measured by

using a slow ramp voltage such as a 100 V/s to 2000 V/s. The V_{DRM} for the TSPD thyristor is measured at a specific current value and is specified as a maximum of 5 µA at the V_{DRM} value.

Impulse spark-over voltage versus dynamic breakover voltage, $V_{(BO)}$

Both define the maximum dynamic protection voltage window of the protectors. The protection voltage is the maximum voltage the system will see. The GDT impulse voltage and the $V_{(BO)}$ impulse breakover voltage of a TSPD thyristor are specified at a ramp voltage of 100 V/µs or 1000 V/µs. The TSPD thyristor has a tighter maximum working voltage to protection voltage (V_{DRM} /$V_{(BO)}$) window.

Impulse discharge current versus non-repetitive peak impulse current

These two parameters highlight the surge withstand rating of the protector where both are specified using industry standard surge waveforms. The GDT will specify a short circuit current level and the minimum number of operations it can withstand. Although the GDT has much higher impulse surge ratings, the TSPD thyristor does not have a wear-out mechanism like the GDT, so its impulse current ratings are specified as an absolute maximum.

Capacitance

Capacitance of a GDT (typically 2pF) is significantly lower than a TSPD thyristor (hundreds of pF). The capacitance of a GDT is not affected by any bias or signal voltages across it and does not change with temperature. A TSPD thyristor or any semiconductor overvoltage protector will have a capacitance dependent on the surge rating (which is dependent on silicon size) and will change according to the bias voltage across it. Thyristor capacitance will also vary with the protection voltage of the same surge rating series, where low V_{DRM} voltage options will have a higher capacitance value.

10.4.2iv The crowbar

A *crowbar* can be used for overvoltage and/or over-current protection in both ac and dc circuits. Figure 10.45 illustrates how an SCR can be used to provide fault protection for sensitive dc power electronic circuits and loads. Whenever a fault condition occurs the crowbar SCR is triggered, shorting the supply. The resultant high supply current blows the fuse, or initiates a fast-acting circuit breaker/mcb, thereby isolating the load from the supply. The diode D_c provides a current path for inductive load energy.

The load current is measured by the voltage across the sense resistor *R*. When this voltage reaches a preset limit, that is the load current has reached the fault level, the SCR is triggered. The load or dc link voltage is measured from the resistor divider R_2 - R_3. When this voltage exceeds the pre-determined limit the SCR is triggered and the fuse is blown by the crowbar short-circuit current, isolating the sensitive load from the supply. The load voltage is safely clamped to zero by the conducting SCR or diode D_c.

A judiciously selected crowbar SCR can conduct many times its average current rating. For the few milliseconds in which the fuse is isolating, the SCR I^2t surge current feature can be exploited. The SCR I^2t rating must be larger than the fuse total I^2t rating. If the SCR crowbar is fuse-link protected then the total I^2t of the dc-link fuse link must be less than the pre-arcing I^2t of the SCR crowbar fuse link.

An ac crowbar can comprise two antiparallel-connected SCR's across the fuse-protected ac line, or alternatively one SCR in a four-diode full-wave rectifying bridge.



Figure 10.45. *An SCR crowbar for overvoltage and over-current protection.*

10.4.3 Protection coordination

Some primary protective devices such as semiconductor-based devices are fast enough to react in time; however these devices tend to have limited current handling capability. Also, semiconductor devices rated for the primary protection task tend to capacitively load a circuit (due to their physically large size) resulting in bandwidth limitations. Non-semiconductor surge protectors, such as the Gas Discharge Tube (GDT), do not capacitively load circuits and can handle very large currents (tens of kA); however, these devices are slower to react and may not keep the voltages sufficiently low to provide successful protection by themselves. Therefore, conventional protection must be based on a number of stages of such devices. These stages typically start with a GDT as the primary protector for its current handling capability, followed by a semiconductor thyristor protector for speed – the secondary protector.

When GDT and thyristor shunt protectors are used as primary and secondary protectors, the protection coordination between them is complicated in practice. When a surge event occurs, the fast secondary protector will act to limit voltage within the system first (due to its speed). Often this protector will be rated to keep the circuit voltages quite low in order to protect the equipment. Thus, its action can prevent the high energy primary protector (GDT), which requires a higher voltage to operate, from working. In this circumstance, damage is likely to occur to the secondary protector before the GDT operates.

This problem is solved by the complex process of inter-stage coordination. Coordination is the process of placing impedance between the primary and secondary protectors to ensure that sufficient voltage is generated across the primary protector, resulting from current flowing in the secondary protector, to trigger the primary device. Coordination is engineered properly when the primary protector operates after the secondary protector operates, yet before the secondary protector is damaged. The coordinating impedance can be resistive, capacitive, inductive, non-linear or a combination of all of these; proper selection is critical.

Large resistance is the easiest choice to ensure that only a small current in the secondary device causes a significant voltage across the primary device causing it to operate. However, large resistance introduces considerable loss within the transmission path which is often unacceptable. Capacitance and inductance are also useful, but these impedances are frequency related and so circuits coordinated with such will function only for a band of surge frequencies. Non-linear resistance can also be used to create different coordinating arrangements based on the duration of the surge - low level surges for example which last a long time causing the coordinating impedance to change to a high resistance state choking further current flow and triggering the primary protector (the basis of operation of the PTC).

10.4.4 Summary of voltage protection devices

There is a variety of devices available to provide shunt electrical over-voltage protection to electronic systems and components. Each device has its own characteristics as outlined in figure 10.46 and Table 10.5.



Figure 10.46. *The different I-V characteristics of over-voltage protectors.*

Overvoltage protection technologies may be summarized as follows:

- GDTs offer the best AC power and high surge current capability. For high speed systems, the low capacitance makes GDTs the preferred choice.
- Thyristors provide better impulse protection, but at a lower current.
- MOVs are low cost components, with modest performance properties.
- TVS offers better performance in low dissipation applications.

Table 10.5: Features of various protection device technologies. All reset to normal after operation

Type	Protection Mechanism	Polarity	Clamp or Crowbar	Speed	Voltage Accuracy	Current Capability	Size / Capacitance	Lowest Trigger Voltage	deterioration
High Power Surge Events – 8/20 µs, 10/1000 µs, etc.									
Gas Discharge Tube GDT	Breakdown of a gas at high voltage	Bidirectional	Crowbar	Slow	Fair	Very high	Large / low	75V	No, depends on severity
TSPD	Turn on of coupled bipolar transistors - thyristor	Unidirectional or Bidirectional	Crowbar	Fair	Good	Medium to high	Small / medium	80V	No
Transient Voltage Suppressor TVS	Non-linear resistance of ceramic of zinc oxide grains	Bidirectional	Clamp	Fast	Good	Low	Small / high	NA	No
Metal Oxide Varistor MOV	Forward bias and reverse bias diode conduction	Bidirectional or Unidirectional	Clamp	Fair	Poor	Medium to High	Small / medium	NA	Yes
Very Fast Surge Events – ESD									
Polymer ESD Device PESD	Arcing between particles in polymer	Bidirectional	Crowbar	Fast	Poor	Low	Small / low	~100V	Yes

10.5 Interference

Electromagnetic phenomenon, whether intentional or unintentional by-products, tend to result in undesirable consequences in power electronic circuits and equipment, in terms of generated noise and susceptibility.

- EMC - *Electromagnetic Compatibility*
  The ability of a component or its associated system to operate and function correctly in its intended electromagnetic environment.

- EMI - *Electromagnetic Interference*
  Electromagnetic emissions from a component or its associated system that interfere with the normal operation of another component or system, or the emitting component or system itself.

10.5.1 Noise

RFI noise (electromagnetic interference, EMI) and the resultant equipment interaction is an area of power electronic design that is often fraught, under-estimated or overlooked.
EMI is due to the effects of undesired energy transfer caused by radiated electromagnetic fields or conducted voltages and currents. The interference is produced by a source emitter and is detected by a susceptible victim via a coupling path. The source itself may be a self-inflicted victim. The effects of this interference can vary from simple intermittent reset conditions to a catastrophic failure.

The coupling path may involve one or more of the following four coupling mechanisms.

- *Conduction* - electric current, I
- *Radiation* - electromagnetic field, Z_o
- *Capacitive coupling* - electric field, E
- *Inductive coupling* - magnetic field, H

10.5.1i - Conducted noise is coupled between components through interconnecting wiring such as through power supply (both ac and dc supplies) and ground wiring and planes. This common impedance coupling is caused when currents from two or more circuits flow through the same wiring impedance. Coupling can also result because of common mode and differential (symmetrical) currents, which are illustrated in figure 10.47. Two forms of common mode currents exist. When the conducting currents are equal such that $V_{cm1} = V_{cm2}$, then the common mode currents are termed asymmetrical, while if $V_{cm1} \neq V_{cm2}$, then the currents are termed non-symmetrical.

10.5.1ii - Radiated electromagnetic field coupling can be considered as two cases, namely

- near field, $r \ll \lambda / 2\pi$, where radiation due to electric fields, E, and magnetic fields, H, are considered separate
- far field, $r \gg \lambda / 2\pi$, where the coupling is treated as a plane wave.

The boundary between the near and far field is given by $r = \lambda / 2\pi$ where λ is the noise wavelength and r is distance from the source.
As a reference impedance, the characteristic impedance of free space in the far field Z_o, is given by E / H, which is constant, $\sqrt{\mu_o / \varepsilon_o} = 120\pi = 377\Omega$.



Figure 10.47. *Common mode & differential mode mains supply noise filtering: (a) differential mode noise paths; (b) common mode noise paths; (c) simple L-C mains filter; and (d) high specification mains filter.*

In the ***near field*** region, the r^{-3} (as opposed to r^{-2} and r^{-1}) term dominates field strength.
- A wire currying current produces E α r^{-3} and H α r^{-2},
  - thus the electric field E dominates and the wave impedance $Z > Z_o$.
- A wire loop carrying current produces H α r^{-3} and E α r^{-2},
  - thus the magnetic field H dominates and the wave impedance $Z < Z_o$.

In the near field, interference is dominated by the effective input impedance, Z_{in}, of the susceptible equipment and the source impedance R_s of its input drive.
- electric coupling increases with increased input impedance, while
- magnetic coupling decreases with increased input impedance.

That is, electric fields, E, are a problem with high input impedance, because the induced current results in a high voltage similar to that given by equation (10.72)

$$v = i_c \times R_s \,//\, Z_{in} = C_c \frac{dv}{dt} \times R_s \,//\, Z_{in} \qquad (10.72)$$

while magnetic fields, *H*, are a problem with low input impedance, because the induced voltage results in a high current similar to that given by equation (10.73)

$$i = \frac{v_c}{R_s \,//\, Z_{in}} = \frac{M\dfrac{di}{dt}}{R_s \,//\, Z_{in}} \qquad (10.73)$$

In the ***far field*** the r^{-1} term dominates.

In the far field region both the *E* and *H* fields are in phase and at right angles. Importantly their magnitudes both decrease, inversely proportionally with distance *r*, so their magnitude ratio remains constant. That is, in the far field the characteristic impedance $Z_o = E / H = \sqrt{\mu_o / \varepsilon_o} = 120\pi = 377\Omega$ is constant. The far field radiation wave with this constant impedance is termed a *plane wave*. The electric field component of the plane wave tends to dominate interference problems in the far field region.

10.5.1iii - Electric field coupling is caused by changing voltage differences, *dv/dt*, between conductors. This coupling is usually modelled by capacitance.
The changing electric field produces a current according to $i = C_c\, dv/dt$, where coupling capacitance C_c is dependant on distance of separation, area, and the permittivity of the media. The effect of the produced current is dependant on the source impedance R_s and the effective input impedance, Z_{in}, of the victim equipment as given by equation (10.72).

10.5.1iv - Magnetic field coupling is due to changing currents, *di/dt*, flowing in conductors. This coupling mechanism is usually modelled by a magnetically coupled circuit, or a transformer, according to $v = M di/dt$, where the resultant current is given by equation (10.73). The mutual inductance *M* is related to loop area, orientation, separation distance, and screening and its permeability. This induced voltage is independent of any ground connection or electrical connection between the coupled circuits. Magnetic field problems tend to be at low frequencies. Below 100kHz effective screen materials (due to the skin effect) are steel, mu-metal (μ_r = 20,000), and permalloy, while at higher frequencies the good electrical conduction properties of copper and aluminium are more effective despite there much lower permeabilities.

10.5.2 Mains filters

The conducted ac mains borne noise can be attenuated to safe levels by filtering. The simplest type of filter is an inductor in series with the load in order to reduce any current *di/dt* changes. It is usual practice to use *L-C* filtering, which gives second-order attenuation. The typical circuit diagram of an ac mains voltage filter, with common mode noise filtering, is shown in figure 10.47c. The core inductance is only presented to any ampere turn imbalance (common mode current), not the much larger principle throughput (go and return) ac current, hence the core dimensional requirements can be modest. Extra non-coupled inductance is needed for differential mode filtering, as shown in figure 10.47d. Only the higher frequency noise components can be effectively attenuated since the filter must not attenuate the 50/60 Hz ac mains component.

10.5.3 Noise filtering precautions

For power electronics, circuit noise suppression and interaction is ultimately based on a try-it and see approach. Logic and experience do not necessarily prevail. The noise reduction precautions to follow are orientated towards power electronics applications.
Good circuit layout and construction (incorporated at the initial design stage) can greatly reduce the radiated noise, both transmitted and received. Obvious starting points are minimising wire loop lengths, using ground planes, capacitor decoupling, twisted wire pairs, and judicious placement of magnetic components. Use opto-couplers, not only to isolate signals but to allow flexible signal grounding that can bypass ground power noise around sensitive circuitry. Sensitive electronic circuitry should be rfi radiation protected by copper (electric and high frequency magnetic) or mild steel (low frequency magnetic) sheeting, depending on the type of radiation and frequency. Shielding, including electrically isolated heatsinks, should be electrically connected to a point that minimises interference. This may involve connection to supply rails (one of positive, zero, negative) or ground.
An *R-C* snubber across a diode decreases *dv/dt* while a series inductive snubber will limit *di/dt*. Mains ac supply series input inductors for bridge rectifiers (plus diode *R-C* snubbers) decrease the amount of diode recovery noise injected back into the mains and into the equipment. Most effective are common mode transformers in all input and output connection cabling. Although differential mode line inductors may be effective in decoupling input power lines, stability issues can arise when used in output cables. Figure 10.48 outlines the frequency bands where the various interference modes can be expected, and the techniques commonly used to suppression that interference.

In ac circuit applications, zero-voltage turn-on and zero-current turn-off minimise any rapid changes in current, thus reducing radiation. To minimise freewheel diode recovery noise, slow down switch turn-on.
To minimise interactive noise effects, high noise immune circuit designs can be employed which utilise mos technology. The high-voltage input thresholds of cmos logic (4000 series), 74AC (not ACT) logic series, and power MOSFETs and IGBTs (high gate threshold and capacitance), offer circuit noise immunity. Gates with Schmitt trigger (hysteresis) inputs are preferable, for example, 4093, 74AC132, etc. Since noise possesses both magnitude and duration, the much slower response times (along with high input thresholds) of 4000 HEF series cmos may result in better noise immunity in applications requiring clock frequencies below a few megahertz.
DSP core operating voltages below a few volts necessitate: the use of multilayer pcbs with ground planes, carefully layout separating analogue and digital circuitry (& grounding), low inductance ceramic chip decoupling, watchdog circuitry, etc. Do not avoid using analogue circuitry (±12V), if it is applicable.



Figure 10.48. *Expected interference types, mode of propagation, and remedial techniques depending on the interference frequency.*

10.6 Earthing

The planet earth is electrically neutral. This means that it has the same number of electrons and protons, so their charges cancel out overall. Thus the earth has an electric potential of zero. The earth wire of a mains plug is connected to the actual earth, terra firma. Because of the size of the earth it is not possible to charge up anything wired to earth.

This inability to charge equipment connected to the earth is the reason that many systems have their metal boxes wired electrically to the earth. This means that any fault inside the equipment cannot produce a dangerous voltage on its enclosing metal box, so no electric shock is possible from touching the outside of the box even if internally there is an electrical fault.

Figure 10.49. *Three different grounding symbols.*

As shown in figure 10.49, various symbols are used on circuit diagrams to represent earth or ground potential. It is usually assumed that they all mean ‘zero volts’, that is, the place from which all other voltages in the circuit are referenced or measured. In practice, the meanings of the symbols are slightly different, specifically:

- The earth symbol indicates a place actually wired to terra firma via the mains wires provided or using a wire to a non-corroding metal plate buried in the earth.

- The ground symbol usually indicates a connection back to a place in the power supply, which provides the energy required by the circuit in order to work. It is usually assumed that this place in the power supply is connected to the earth.
- The chassis symbol means a connection to a metal box enclosing the circuit. As far as the circuit is concerned, this metal box is as good a place as the earth for referencing voltages. From the point of view of most electronic circuits, this functions just like an earth connection, however it need not actually be connected to the earth. Hence the chassis of some equipment can potentially be charged up to a high voltage, with respect to the earth.

In most cases, the ground and chassis connections are just indirect paths to earth. However, in some cases, for example, a portable radio using batteries, or the electrics in a car, the ground or chassis represent a sort of 'local' or 'floating' version of the earth used as the zero volts reference point. In most cars, the electrical equipment is powered from a 12V battery. This provides 12V (positive or negative) with respect to the metal bodywork (the chassis). So far as all the car electronics is concerned, it experiences only 12V. However this does not prevent an electric shock when stepping in or out of the car. This is because the chassis may sometimes become charged up to a high voltage with respect to the earth due to movement of the insulating rubber tyres.

Reading list

General Electric Company, *Transient Voltage Suppression,* 400.3, 1982.

Grafham, D.R. *et al., SCR Manual,* General Electric Company, 6th Edition, 1979.

Williams, T., *EMC for Product Designers*, Newnes, 2nd Edition, 1998.

Fuse manufacturers
Eaton Electrical's Cutler Hammer formerly Westinghouse, Ferraz Shawmut, S&C Electric, Efen, Siba, Bussmann, Littelfuse, Cooper Power Systems, General Electric, and Fusetek.

http://www.bussmann.co.uk/
http://www.sibafuses.com/
http://www.ferrazshawmut.com/

Problems

10.1. Derive an expression for the worst case maximum allowable voltage-sharing resistance for n series devices each of voltage rating V_D and maximum leakage I_m across a supply V_s. The resistance tolerance is ± 100a per cent and the supply tolerance is ± 100b per cent.
If V_s = 1500 V, V_D = 200 V, I_m = 10 mA, n = 10 and tolerances are ±10 per cent, calculate resistance and maximum total power losses if
i. tolerances are neglected
ii. only one tolerance is considered
iii. both tolerances are included.
[i. R <5.5 kΩ, 63.8 W; ii. R <2.1 kΩ, 185 W; R <3.9 kΩ, 91 W; iii. R <280 Ω, 1234 W].

10.2. Derive a power loss expression for a voltage-sharing resistance network in which both supply and resistance tolerances are included. Assume a dc reverse bias of duty cycle δ.

10.3. Derive the power loss expression for an SCR string with voltage-sharing resistance and an ac supply.

10.4. Two diodes modelled as in figure 2.4a having characteristics approximated in the forward direction by
Diode D_1: $V_F = 1.0 + 0.01\ I_F$ (V)
Diode D_2: $V_F = 0.95 + 0.011\ I_F$ (V)
are connected in parallel. Derive general expressions for the voltage across and the current in each diode if the total current is 200 A.
At what total current and voltage will the diodes equally share?
[102.4 A, 97.6 A, 2.02 V; 100 A, 1.5 V]

10.5. In problem 10.4, what single value of resistance in series with each parallel connected diode match the currents to within 1 per cent of equal sharing? Calculate the resistor maximum power loss.
How will the current share at I_T = 100 A and I_T = 500A with the balancing resistors.
[14.5 mΩ, 148 W; 50 A, 50 A; 254 A, 246 A]

10.6. A Zener diode has an I-V characteristic described by $I = kV^{30}$. What percentage increase in voltage will increase the power dissipation by a factor of 1000?
[25 per cent]

10.7. What is the percentage decrease in the dynamic resistance of the Zener diode in question 10.6?
[99.845 per cent]

10.8. A string of three 2,600 V thyristors connected in series is designed to withstand an off-state voltage of 7.2 kV. If the compensating circuit consists of a series 33 Ω, 0.01 μF snubber in parallel with a 24 kΩ resistor, across each thyristor, and the leakage currents for the thyristors are 20 mA, 25 mA, and 15 mA, at 125°C, calculate the voltage across each thyristor, then the discharge current of each capacitor at turn-on.
[2400 V, 2280 V, 2520 V, 72.73 A, 69.09 A, 76.36 A]

10.9. The reverse leakage current characteristics of two series connected diodes are
Diode D_1: $I_1 = -10^{-4}\ V_1 + 0.14$ (A) for $V_1 < -1400$ V
Diode D_2: $I_2 = -10^{-4}\ V_2 + 0.16$ (A) for $V_2 < -1600$V
If the resistance across diode D_1 is 100 kΩ and $V_{D1} = V_{D2} = -2000$ V, what is the leakage current in each diode and what resistance is required across diode D_2?
[0.34 mA, 0.36 mA, ∞]

10.10. Two high voltage diodes are connected in series as shown in figure 10.5a. The dc input voltage is 5 kV and 10 kΩ dc sharing resistors are used. If the reverse leakage current of each diode is 25mA and 75mA respectively, determine the voltage across each diode and the resistor power loss.
[2750 V, 2250 V, 756.25 W, 506.25 W]

10.11. The forward characteristics of two parallel connected diodes are
Diode D_1: $I_1 = 200\ V_1 - 100$ (A) for $V_1 \geq 0.5$ V
Diode D_2: $I_2 = 200\ V_2 - 200$ (A) for $V_2 \geq 1$V
If the forward voltage of the parallel combination is 1.5V, determine the forward current through each diode.
[200 A, 100 A]

10.12. Two diodes are connected in parallel and with current sharing resistances as shown in figure 10.7. The forward I-V characteristics are as given in problem 10.11. The voltage across the parallel combination is 2V and the balancing resistors are equal in value.
Calculate each diode voltage and current. Calculate resistor maximum power loss. Let I_{tot} = 400A.